

SMPS MOSFET

IRFB20N50K
HEXFET® Power MOSFET


Applications

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

V_{DSS}	R_{DS(on)} typ.	I_D
500V	0.21Ω	20A

Benefits

- Low Gate Charge Qg results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Low R_{DS(on)}



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	20	A
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	12	
I _{DM}	Pulsed Drain Current ①	80	
P _D @ T _C = 25°C	Power Dissipation	280	W
	Linear Derating Factor	2.2	W/°C
V _{GS}	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt ③	6.9	V/ns
T _J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting Torque, 6-32 or M3 screw	10	N

Avalanche Characteristics

Symbol	Parameter	Typ.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②	—	330	mJ
I _{AR}	Avalanche Current ①	—	20	A
E _{AR}	Repetitive Avalanche Energy ①	—	28	mJ

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	0.45	°C/W
R _{θCS}	Case-to-Sink, Flat, Greased Surface	0.50	—	
R _{θJA}	Junction-to-Ambient	—	58	

IRFB20N50K

International
Rectifier

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.61	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.21	0.25	Ω	$V_{\text{GS}} = 10\text{V}, I_D = 12\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	50	μA	$V_{\text{DS}} = 500\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250	μA	$V_{\text{DS}} = 400\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 30\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{\text{GS}} = -30\text{V}$

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	11	—	—	S	$V_{\text{DS}} = 50\text{V}, I_D = 12\text{A}$
Q_g	Total Gate Charge	—	—	110	nC	$I_D = 20\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	33	nC	$V_{\text{DS}} = 400\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	54	nC	$V_{\text{GS}} = 10\text{V}, \text{See Fig. 6 and 13}$ ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	22	—	ns	$V_{\text{DD}} = 250\text{V}$
t_r	Rise Time	—	74	—		$I_D = 20\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	45	—		$R_G = 7.5\Omega$
t_f	Fall Time	—	33	—		$V_{\text{GS}} = 10\text{V}, \text{See Fig. 10}$ ④
C_{iss}	Input Capacitance	—	2870	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	320	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	34	—		$f = 1.0\text{MHz}, \text{See Fig. 5}$
C_{oss}	Output Capacitance	—	3480	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	85	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 400\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance	—	160	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 400\text{V}$ ⑤

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	20	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	80	A	
V_{SD}	Diode Forward Voltage	—	—	1.5	V	$T_J = 25^\circ\text{C}, I_S = 20\text{A}, V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	520	780	ns	$T_J = 25^\circ\text{C}, I_F = 20\text{A}$
Q_{rr}	Reverse Recovery Charge	—	5.3	8.0	μC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 1.6\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 20\text{A}$,
- ③ $I_{SD} \leq 20\text{A}$, $di/dt \leq 350\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$
- ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

IRFB20N50K

International
Rectifier




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFB20N50K

International
Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETs

IRFB20N50K

TO-220 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH

3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.


4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220 Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"



Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 4/02

www.irf.com