HYB39S16400/800/160CT-8/-10 16MBit Synchronous DRAM

16 MBit Synchronous DRAM

· High Performance:

	-8	-10	Units
fCK(max.)	125	100	MHz
tCK3	8	10	ns
tAC3	6	7	ns
tCK2	10	12	ns
tAC2	6	8	ns

- · Fully Synchronous to Positive Clock Edge
- 0 to 70 °C operating temperature
- Dual Banks controlled by A11 (Bank Select)
- Programmable CAS Latency: 2, 3
- Programmable Wrap Sequence : Sequential or Interleave
- Programmable Burst Length: 1, 2, 4, 8
- full page(optional) for sequencial wrap around

- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Data Mask for Read / Write control
- Dual Data Mask for byte control (x16)
- · Auto Refresh (CBR) and Self Refresh
- · Suspend Mode and Power Down Mode
- 4096 refresh cycles / 64 ms
- Random Column Address every CLK (1-N Rule)
- Single 3.3V +/- 0.3V Power Supply
- LVTTL Interface
- Plastic Packages:
 P-TSOPI-44 400mil width (x4, x8)
 P-TSOPII-50 400mil width (x16)
- -8 version for PC100 applications

The HYB39S16400/800/160CT are dual bank Synchronous DRAM's based on SIEMENS 0.25μm process and organized as 2 banks x 2MBit x4, 2 banks x 1MBit x 8 and 2 banks x 512kbit x 16 respectively. These synchronous devices achieve high speed data transfer rates up to 125 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with SIEMENS' advanced 16MBit DRAM process technology.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the two memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 125 MHz is possible depending on burst length, $\overline{\text{CAS}}$ latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single 3.3V +/- 0.3V power supply and are available in TSOPII packages.


These Synchronous DRAM devices are available with LV-TTL interfaces.

Ordering Information

Туре	Ordering Code	Package	Description
LVTTL-version:			
HYB 39S16400CT-8		P-TSOPII-44 (400mil)	125MHz 2B x 2M x 4 SDRAM
HYB 39S16400CT-10		P-TSOPII-44 (400mil)	100MHz 2B x 2M x 4 SDRAM
HYB 39S16800CT-8		P-TSOPII-44 (400mil)	125MHz 2B x 1M x 8 SDRAM
HYB 39S16800CT-10		P-TSOPII-44 (400mil)	100MHz 2B x 1M x 8 SDRAM
HYB 39S16160CT-8		P-TSOPII-50 (400mil)	125MHz 2B x 512k x 16 SDRAM
HYB 39S16160CT-10		P-TSOPII-50 (400mil)	100MHz 2B x 512k x 1 SDRAM


Pin Description and Pinouts:

CLK	Clock Input	DQ	Data Input /Output
CKE	Clock Enable	DQM, LDQM, UDQM	Data Mask
CS	Chip Select	Vdd	Power (+3.3V)
RAS	Row Address Strobe	Vss	Ground
CAS	Column Address Strobe	Vddq	Power for DQ's (+ 3.3V)
WE	Write Enable	Vssq	Ground for DQ's
A0-A10	Address Inputs	NC	not connected
A11 (BS)	Bank Select		




Signal Pin Description


Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby inititiates either the Power Down mode, Suspend mode or the Self Refresh mode.
CS	Input	Pulse	Active Low	CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
				During a Bank Activate command cycle, A0-A10 defines the row address (RA0-RA10) when sampled at the rising clock edge.
A0 - A10	Input	Level	_	During a Read or Write command cycle, A0-A9 defines the column address (CA0-CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organisation. 4M x 4 SDRAM CAn = CA9 2M x 8 SDRAM CAn = CA8 1M x 16 SDRAM CAn = CA7 In addition to the column address, A10 is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and A11 defines the bank to be precharged (low=bank A, high=bank B). If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10 is used in conjunction with A11 to control which bank(s) to precharge. If A10 is high, both bank A and bank B will be precharged regardless of the state of A11. If A10 is low, then A11 is used to define which bank to precharge.
A11 (BS)	Input	Level	_	Selects which bank is to be active. A11 low selects bank A and A11 high selects bank B.
DQx	Input Output	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM, LDQM, UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VDD, VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ VSSQ	Supply		_	Isolated power supply and ground for the output buffers to provide improved noise immunity.



Block Diagram for HYB39S16400CT (2 banks x 2M x 4 SDRAM)



Block Diagram for HYB39S16800CT (2 banks x 1M x 8 SDRAM)



Block Diagram for HYB39S16160CT (2 banks x 512k x 16 SDRAM)

Operation Definition


All of SDRAM operations are defined by states of control signals \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , and DQM at the positive edge of the clock. The following list shows the most important operation commands.

Operation	CS	RAS	CAS	WE	(L/U)DQM
Standby, Ignore RAS, CAS, WE and Address	Н	Х	Χ	Χ	Х
Row Address Strobe and Activating a Bank	L	L	Н	Н	Х
Column Address Strobe and Read Command	L	Н	L	Н	Х
Column Address Strobe and Write Command	L	Н	L	L	Х
Precharge Command	L	L	Н	L	Х
Burst Stop Command	L	Н	Н	L	Х
Self Refresh Entry	L	L	L	Н	Х
Mode Register Set Command	L	L	L	L	Х
Write Enable/Output Enable	Х	Х	Χ	Χ	L
Write Inhibit/Output Disable	Х	X	Χ	Χ	Н
No Operation (NOP)	L	Н	Н	Н	Х

Mode Register

For application flexibility, a $\overline{\text{CAS}}$ latency, a burst length, and a burst sequence can be programmed in the SDRAM mode register. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by reexecuting the mode set command. Both banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the following table.

Address Input for Mode Set (Mode Register Operation)



CAS	Latency
-----	---------

M6	M5	M4	Latency
0	0	0	Reserve
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserve
1	0	1	Reserve
1	1	0	Reserve
1	1	1	Reserve

MO	M2 M1 M0		Length				
IVIZ			Sequential	Interleave			
0	0	0	1	1			
0	0	1	2	2			
0	1	0	4	4			
0	1	1	8	8			
1	0	0	Reserve	Reserve			
1	0	1	Reserve	Reserve			
1	1	0	Reserve	Reserve			
1	1	1	Full Page*)	Reserve			

*) optional

Sequential Burst Addressing					Inte	erlea	ave	Bur	st A	ddre	essi	ng					
0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	
1	2	3	4	5	6	7	0		1	0	3	2	5	4	7	6	
2	3	4	5	6	7	0	1		2	3	0	1	6	7	4	5	
3	4	5	6	7	0	1	2		3	2	1	0	7	6	5	4	
4	5	6	7	0	1	2	3		4	5	6	7	0	1	2	3	
5	6	7	0	1	2	3	4		5	4	7	6	1	0	3	2	
6	7	0	1	2	3	4	5		6	7	4	5	2	3	0	1	
7	0	1	2	3	4	5	6		7	6	5	4	3	2	1	0	

Read and Write Access Mode

When \overline{RAS} is low and both \overline{CAS} and \overline{WE} are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the word line are fired. A CAS cycle is triggered by setting \overline{RAS} high and \overline{CAS} low at a clock timing after a necessary delay, tRCD, from the RAS timing. \overline{WE} is used to define either a read ($\overline{WE} = H$) or a write ($\overline{WE} = L$) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 125 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page, where full page is an optional feature in this device. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organisation and column addressing. Full page burst operation do not self terminate once the burst length has been reached. In other words, unlike burst length of 2, 3 or 8, full page burst continues until it is terminated using another command.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches sense amplifiers. The maximum tRAS or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two banks can realize fast serial data access modes among many different pages. Once two banks are activated, column to column interleave operation can be done between two different pages.

Refresh Mode

SDRAM has two refresh modes, a CAS before RAS (CBR) automatic refresh and a self refresh. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes. The chip enters the automatic refresh mode, when \overline{RAS} and \overline{CAS} are held low and CKE and \overline{WE} are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the self refresh mode is available. It enters the mode when \overline{RAS} , \overline{CAS} , and CKE are low and \overline{WE} is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one tRC delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read write operations. During reads, when it turns to high at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Suspend Mode

During normal access mode, CKE is held high and CLK is enabled. When CKE is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency $t_{\rm CSL}$).

Power Down

In order to reduce standby power consumption, a power down mode is available. Bringing CKE low enters the power down mode and all of receiver circuits are gated. All banks must be precharged before entering this mode. One clock delay is required for mode entry and exit. The Power Down mode does not perform any refresh operation.

Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for CAS latency 2 amd two clocks for CAS latency 3. If CAS10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock delay form the last data-in for $\overline{\text{CAS}}$ latencies of 1 and 2 and two clocks for $\overline{\text{CAS}}$ latencies of 3. This delay is referenced as t_{DPL} .

Precharge Command

If CA10 is low, the chip needs another way to precharge. In this mode, a separate precharge command is necessary. When \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at a clock timing, it triggers the precharge operation. Two address bits, A10 and A11, are used to define banks as shown in the following list. The precharge command may be applied coincident with the last of burst reads for CAS Latency = 1 and with the second to the last read data for CAS Latencies = 2 & 3. Writes require a time t_{WR} from the last burst data to apply the precharge command.

Bank Selection by Address Bits

	A10	A11
Bank A Only	Low	Low
Bank B Only	Low	High
Both A and B	High	Don't Care

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.

Power Up Procedure

All Vdd and Vddq must reach the specified voltage no later than any of input signal voltages. An initial pause of 200 μ sec is required after power on. During this time CKE must be stable high and no self refresh command may be issued. All banks have to be precharged and a minimum of 8 autorefresh cycles are required prior to the mode register set operation.

Absolute Maximum Ratings

Operating temperature range	0 to + 70 °C
Storage temperature range	– 55 to + 150 °C
Input/output voltage	– 0.5 to min(Vcc+0.5, 4.6) V
Power supply voltage VDD / VDDQ	– 1.0 to + 4.6 V
Power Dissipation	1 W
Data out current (short circuit)	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operation and Characteristics for LV-TTL versions:

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm SS}$ = 0 V; $V_{\rm DD,}V_{\rm DDQ}$ = 3.3 V \pm 0.3 V

Parameter	Symbol	Limit '	Unit	Notes	
		min.	max.		
Input high voltage	$V_{ m IH}$	2.0	Vcc+0.3	V	1, 2, 3
Input low voltage	$V_{\scriptscriptstyle \mathrm{IL}}$	- 0.3	0.8	V	1, 2, 3
Output high voltage ($I_{OUT} = -2.0 \text{ mA}$)	V_{OH}	2.4	_	V	3
Output low voltage ($I_{OUT} = 2.0 \text{ mA}$)	V_{OL}	-	0.4	V	3
Input leakage current, any input (0 V < $V_{\rm IN}$ < Vddq, all other inputs = 0 V)	$I_{\mathrm{I(L)}}$	- 5	5	μΑ	
Output leakage current (DQ is disabled, 0 V < $V_{\rm OUT}$ < $V_{\rm CC}$)	$I_{O(L)}$	- 5	5	μΑ	

Notes:

- 1. All voltages are referenced to VSS.
- 2. Vih may overshoot to Vcc + 2.0 V for pulse width of < 4ns with 3.3V. Vil may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Capacitance

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm DD}$ = 3.3 V \pm 0.3 V, f = 1 MHz

Parameter	Symbol	Values		Unit
		min.	max.	
Input capacitance (CLK)	C_{I1}	2.5	4.0	pF
Input capacitance (A0-A12, BA0,BA1,RAS, CAS, WE, CS, CKE, DQM, UDQM, LDQM)	C_{12}	2.5	5.0	pF
Input / Output capacitance (DQ)	C_{IO}	4.0	6.5	pF

Operating Currents (T_A = 0 to 70^{o} C, VCC = 3.3V ± 0.3 V

(Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test Condition	CAS	-8	-10		Note
			Latency	max.	max.		
Operating Current	lcc1	Burst Length = 4 trc>=trc (min.) tck>=tck(min.), lo = 0mA 2 bank interleave operation		80	70	mA mA	1, 2
Precharge Standby Current	Icc2P	CKE<=VIL(max), tck>=tck(min.)		2	2	mA	
in Power Down Mode	Icc2PS	CKE<=VIL(max), tCK=infinite		1	1	mA	
Precharge Standby Current in Non-power	Icc2N	CKE>=VIH(min), tck>=tck(min.) input signals changed once in 3 cycles		15	15	mA	CS= High
down Mode	Icc2NS	CKE>=VIH(min), tCK=infinite, input signals are stable		5	5	mA	
Active Standby Current in Power	Icc3P	CKE<=VIL(max), tck>=tck(min.)		4	4	mA	
Down Mode	Icc3PS	CKE<=VIL(max), tCK=infinite, inpit signals are stable		4	4	mA	
Active Standby Current in Non- power Down	Icc3N	CKE>=VIH(min), tck>=tck(min.), changed once in 3 cycles		25	25	mA	CS= High, 1
Mode	Icc3NS	CKE>=VIH(min), tCK=infinite, input signals are stable		15	15	mA	
Burst Operating Current	Icc4	Burst Length = full page trc = infinite tck >= tck (min.), IO = 0 mA 2 banks activated		70	60	mA	1, 2
Auto (CBR) Refresh Current	Icc5	trc>=trc(min)		60	50	mA mA	1, 2
Self Refresh	Icc6	CKE=<0,2V		1	1	mA	1, 2

Notes:

^{1.} The specified values are valid when addresses are changed no more than three times during trc(min.) and when No Operation commands are registered on every rising clock edge during tRC(min).

^{2.} The specified values are valid when data inputs (DQ's) are stable during tRC(min.).

AC Characteristics 1)2)3)

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm SS}$ = 0 V; $V_{\rm CC}$ = 3.3 V \pm 0.3 V, $t_{\rm T}$ = 1 ns

Parameter	Symbol		Limit '	Values		Unit	
		_	-8 -10				
		min max min max		max			

Clock and Clock Enable

Clock Cycle Time								
•	\overline{CAS} Latency = 3			_	10	_	ns	
	$\overline{\text{CAS}}$ Latency = 2		10	_	15	_	ns	
Clock Frequency								
	t_{CK}	_	125	_	100	MHz		
		_	100	_	66	MHz		
Access Time from Clock								
	$\overline{\text{CAS}}$ Latency = 3	t_{AC}	_	6	_	7	ns	2,
	$\overline{\text{CAS}}$ Latency = 2		_	6	_	8	ns	4
Clock High Pulse Width		t_{CH}	3	_	3	-	ns	
Clock Low Pulse Width		t_{CL}	3	_	3	_	ns	
Transition time	t_{T}	0.5	10	0.5	10	ns		

Setup and Hold Times

Input Setup Time	t_{IS}	2	_	2.5	_	ns	5
Input Hold Time	t_{IH}	1	_	1	_	ns	5
CKE Setup Time	t_{CKS}	2	_	2.5	_	ns	5
CKE Hold Time	t_{CKH}	1	-	1	_	ns	5
Mode Register Set-up time	t_{RSC}	16	-	20	-	ns	
Power Down Mode Entry Time	t_{SB}	0	8	0	10	ns	

Common Parameters

Row to Column Delay Time	t_{RCD}	20	_	30	_	ns	
Row Precharge Time	t_{RP}	20	_	30	_	ns	
Row Active Time	t_{RAS}	50	100k	60	100k	ns	
Row Cycle Time	t_{RC}	70	_	90	_	ns	
Activate(a) to Activate(b) Command period	t_{RRD}	16	_	20	_	ns	
CAS(a) to CAS(b) Command period	t_{CCD}	1	_	1	_	CLK	

Parameter	Symbol		Limit '	Values		Unit	
		-8		-10			
		min	max	min	max		

Refresh Cycle

Refresh Period (4096 cycles)	t_{REF}	-	64	-	64	ms	
Self Refresh Exit Time	$t_{\sf SREX}$	10		10		ns	

Read Cycle

Data Out Hold Time	t _{OH}	3	_	3	_	ns	2
Data Out to Low Impedance Time	t_{LZ}	0	_	0	_	ns	
Data Out to High Impedance Time	t_{HZ}	3	8	3	10	ns	8
DQM Data Out Disable Latency	t_{DQZ}	_	2	_	2	CLK	

Write Cycle

Write Recovery Time	t_{WR}	2	_	2	_	CLK
DQM Write Mask Latency	t_{DQW}	0	_	0	_	CLK
Write Latency	t_{WL}	0	_	0	_	CLK

Frequency vs. AC Parameter Relationship Table:

-8 -parts


	CL	tRC	tRAS	tRP	tRRD	tRCD	tCCD	WL	tWR
125 MHz	3	9	6	3	2	3	1	0	2
100 MHz	2	7	5	2	2	2	1	0	2

-10 -parts:

	CL	tRC	tRAS	tRP	tRRD	tRCD	tCCD	WL	tWR
100 MHz	3	8	6	3	2	3	1	0	2
83 MHz	2	6	5	2	2	2	1	0	2

Notes for AC Parameters:


- 1. For proper power-up see the operation section of this data sheet.
- 2. AC timing tests for LV-TTL versions have $V_{il} = 0.4 \text{ V}$ and $V_{ih} = 2.4 \text{ V}$ with the timing referenced to the 1.5 V crossover point. The transition time is measured between V_{ih} and V_{il} . All AC measurements assume t_T =1ns with the AC output load circuit shown in fig.1. Specified tac and toh parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0 V.




- 3. If clock rising time is longer than 1 ns, a time $(t_T/2 0.5)$ ns has to be added to this parameter.
- 4. If tT is longer than 1 ns, a time (t_T-1) ns has to be added to this parameter.
- 5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered.

Package Outlines:






Timing Diagrams

- 1. Bank Activate Command Cycle
- 2. Burst Read Operation
- 3. Read Interrupted by a Read
- 4. Read to Write Interval
 - 4.1 Read to Write Interval
 - 4.2 Minimum Read to Write Interval
 - 4.3 Non-Minimum Read to Write Interval
- 5. Burst Write Operation
- 6. Write and Read Interrupt
 - 6.1 Write Interrupted by a Write
 - 6.2 Write Interrupted by Read
- 7. Burst Read & Write with Auto-Precharge
 - 7.1 Burst Write with Auto Precharge
 - 7.2 Burst Read with Auto Precharge
- 8. Burst Termination
 - 8.1 Termination of a Burst Read Operation
 - 8.2 Termination of a Burst Write Operation
- 9. AC- Parameters
 - 9.1 AC Parameters for a Write Timing
 - 9.2 AC Parameters for a Read Timing
- 10. Mode Register Set
- 11. Power on Sequence and Auto Refresh (CBR)
- 12. Clock Suspension (using CKE)
 - 12.1 Clock Suspension During Burst Read CAS Latency = 1
 - 12. 2 Clock Suspension During Burst Read CAS Latency = 2
 - 12. 3 Clock Suspension During Burst Read CAS Latency = 3
 - 12. 4 Clock Suspension During Burst Write CAS Latency = 1
 - 12. 5 Clock Suspension During Burst Write CAS Latency = 2
 - 12. 6 Clock Suspension During Burst Write CAS Latency = 3
- 13. Power Down Mode and Clock Suspend
- 14. Auto Refresh (CBR)
- 15. Self Refresh (Entry and Exit)
- 16. Random Column Read (Page within same Bank)
 - 16.1 \overline{CAS} Latency = 1
 - $16.2 \overline{CAS} Latency = 2$
 - 16.3 \overline{CAS} Latency = 3
- 17. Random Column Write (Page within same Bank)
 - 17.1 \overline{CAS} Latency = 1
 - 17.2 CAS Latency = 2
 - $17.3 \overline{\text{CAS}} \text{ Latency} = 3$

Timing Diagrams (cont'd)


- 18. Random Row Read (Interleaving Banks)
 - 18.1 CAS Latency = 1
 - $18.2 \overline{CAS}$ Latency = 2
 - 18.3 \overline{CAS} Latency = 3
- 19. Random Row Write (Interleaving Banks)
 - 19.1 CAS Latency = 1
 - $19.2 \overline{\text{CAS}} \text{ Latency} = 2$
 - 19.3 \overline{CAS} Latency = 3
- 20. Full Page Read Cycle (optional feature)
 - 20.1 \overline{CAS} Latency = 1
 - $20.2 \overline{CAS}$ Latency = 2
 - $20.3 \overline{\text{CAS}} \text{ Latency} = 3$
- 21. Full Page Write Cycle (optional feature)
 - 21.1 CAS Latency = 1
 - 21.2 \overline{CAS} Latency = 2
 - 21.3 $\overline{\text{CAS}}$ Latency = 3
- 22. Precharge Termination of a Burst
 - 22.1 CAS Latency = 1
 - 22.2 $\overline{\text{CAS}}$ Latency = 2
 - 22.3 $\overline{\text{CAS}}$ Latency = 3

1. Bank Activate Command Cycle




2. Burst Read Operation







3. Read Interrupted by a Read




4.1 Read to Write Interval




4 2. Minimum Read to Write Interval



4. 3. Non-Minimum Read to Write Interval




5. Burst Write Operation




6.1 Write Interrupted by a Write

(Burst Length = 4, \overline{CAS} latency = 1, 2, or 3)




6.2 Write Interrupted by a Read

(Burst Length = 4, CAS latency = 1, 2, 3)




7.1 Burst Write with Auto-Precharge

Burst Length = 2, \overline{CAS} latency = 1, 2, 3)



Bank can be reactivated after trp

7.2 Burst Read with Auto-Precharge




* Begin Autoprecharge


Bank can be reactivated after trp

8.1 Termination of a Burst Read Operation

(CAS latency = 1, 2, 3 / Burst Length = 8)




8.2 Termination of a Burst Write Operation




9.1 AC Parameters for Write Timing






9.2 AC Parameters for Read Timing Burst Length = 2, \overline{CAS} Latency = 2 T0 **T7** T1 Т3 T4 T5 Т6 T8 Т9 T10 T11 T12 T13 CLK t_{CH} t_{CL} t_{CK2} t_{CS} Begin Auto Precharge Bank B CKE t_{CKH} t_{CH} ← t_{cκs} CS RAS CAS WE ВА _t_{AH} ΑP RBx RAy RAx t_{AS} → Addr CAx RBx RBx RAy RAx t_{RRD} t_{RAS} DQM t_{RC} . t_{AC2} t_{AC2} t_{HZ} t_{RCD} t_{HZ} t_{LZ} Hi-Z DQ Bx0 Bx1 Ax0 Ax1 Read with Auto Precharge Command Activate Command Activate Read Activate Precharge Command Command Command Command Bank A Bank A Bank B Bank A Bank A Bank B

10. Mode Register Set



11. Power on Sequence and Auto Refresh (CBR)



(RAX)

Activate Command Bank A

Read Command Bank A

(RAX)

Ax0

Ax1

Clock Suspend 1 Cycle

Ax2


Clock Suspend 2 Cycles

ΑP

Addr

DQM


DQ



t_{HZ} →

Ax3

Clock Suspend 3 Cycles



Clock Suspend 3 Cycles

Command Bank A

Command Bank A


Clock Suspend 1 Cycle


Clock Suspend 2 Cycles


Clock Suspend 1 Cycle Clock Suspend 2 Cycles Clock Suspend 3 Cycles

Activate Command Bank A

Read Command Bank A










Burst Length = 4, \overline{CAS} Latency = 2


14. Auto Refresh (CBR)



15. Self Refresh (Entry and Exit)








Burst Length = 4, \overline{CAS} Latency = 3

16.3 Random Column Read (Page within same Bank) (3 of 3)



Activate

Command Bank B

> Command Bank B

Write


Command Bank B Write

Command Bank B **SIEMENS**

Precharge Command Bank B

Activate

Command Bank B Write Command Bank B



Read

Command Bank B

SIEMENS

Read

Command

Activate

Command

Bank B

Precharge

Command Bank B

Read Command Bank A

Activate


Command Bank A

Activate

Command

Bank B


Burst Length = 8, \overline{CAS} Latency = 3



Command Bank B

Command

Bank B



Command

Bank A

Bank B

Command Bank B

Command

Bank B


Bank A


Command


Bank A

Bank A

Command Bank A








Bank B


SIEMENS


Bank B




Bank B


Bank B








Burst Length = Full Page, CAS Latency = 3




Burst Length = Full Page, CAS Latency = 1

22.1 Precharge Termination of a Burst (1 of 3)




22.2 Precharge Termination of a Burst (2 of 3)



Burst Length = 4,8 or Full Page, CAS Latency = 3

22.3 Precharge Termination of a Burst (3 of 3)



Complete List of Operation Commands

SDRAM FUNCTION TRUTH TABLE

CURRENT STATE ¹	CS	RAS	CAS	WE	BS	Addr	ACTION
Idle	Н	Х	Х	Х	Х	Х	NOP or Power Down
	L	Н	Н	Н	X	X	NOP
	L	Н	Н	L	BS	X	ILLEGAL ²
	L	Н	L	X	BS	X	ILLEGAL ²
	L	L	H	Н	BS	RA	Row (&Bank) Active; Latch Row Address
	L	L	H	L	BS	AP	NOP ⁴
	L	L	L	H	X	X	Auto-Refresh or Self-Refresh ⁵
	L	L	L	L	Op-	Code	Mode reg. Access ⁵
Row Active	Н	Х	Х	Х	Х	Х	NOP
	L	Н	Н	X	X	X	NOP
	L	Н	L	Н	BS	CA,AP	Begin Read; Latch CA; DetermineAP
	L	Н	L	L	BS	CA,AP	Begin Write; Latch CA; DetermineAP
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	Precharge
	L	L	L	X	X	X	ILLEGAL
Read	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End;>Row Active)
	L	Н	Н	Н	X	X	NOP (Continue Burst to End;>Row Active)
	L	Н	Н	L	BS	X	Burst Stop Command > Row Active
	L	Н	L	Н	BS	CA,AP	Term Burst, New Read, DetermineAP ³
	L	Н	L	L	BS	CA,AP	Term Burst, Start Write, DetermineAP ³
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	Term Burst, Precharge
	L	L	L	X	X	X	ILLEGAL
Write	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End;>Row Active)
	L	Н	Н	Н	X	X	NOP (Continue Burst to End;>Row Active)
	L	Н	Н	L	BS	X	Burst Stop Command > Row Active
	L	Н	L	Н	BS	CA,AP	Term Burst, Start Read, DetermineAP ³
	L	Н	L	L	BS	CA,AP	Term Burst, New Write, DetermineAP ³
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	Term Burst, Precharge ³
	L	L	L	X	X	X	ILLEGAL
Read	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End;> Precharge)
with	L	Н	Н	Н	X	X	NOP (Continue Burst to End;> Precharge)
Auto	L	Н	Н	L	BS	X	ILLEGAL ²
Precharge	L	Н	L	Н	BS	X	ILLEGAL ²
-	L	Н	L	L	X	X	ILLEGAL
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	ILLEGAL ²
	L	L	L	X	Χ	X	ILLEGAL

SDRAM FUNCTION TRUTH TABLE(continued)

CURRENT STATE ¹	CS	RAS	CAS	WE	BS	Addr	ACTION
Write	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End;> Precharge)
with	L	Н	Н	Н	X	X	NOP (Continue Burst to End;> Precharge)
Auto	L	Н	Н	L	BS	X	ILLEGAL ²
Precharge	L	H	L	H	BS	X	ILLEGAL ²
	L	Н	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	ILLEGAL ²
	L	L	L	X	X	X	ILLEGAL
Precharging	Н	Х	Х	Х	Х	Х	NOP;> Idle after tRP
	L	Н	Н	Н	X	X	NOP;> Idle after tRP
	L	Н	Н	L	BS	X	ILLEGAL ²
	L	Н	L	X	BS	X	ILLEGAL ²
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	NOP ⁴
	L	L	L	X	X	X	ILLEGAL
Row	Н	X	X	X	X	X	NOP;> Row Active after tRCD
Activating	L	H	Н	Н	X	X	NOP;> Row Active after tRCD
	L	H	Н	L	BS	X	ILLEGAL ²
	L	Н	L	X	BS	X	ILLEGAL ²
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	ILLEGAL ²
	L	L	L	X	Х	X	ILLEGAL
Write	Н	X	X	X	X	X	NOP
Recovering	L	H	Н	Н	X	X	NOP
	L	Н	Н	L	BS	X	ILLEGAL ²
	L	Н	L	X	BS	X	ILLEGAL ²
	L	L	Н	Н	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	ILLEGAL ²
	L	L	L	X	X	X	ILLEGAL
Refreshing	Н	X	X	X	X	X	NOP;> Idle after tRC
	L	Н	Н	X	X	X	NOP;> Idle after tRC
	L	Н	L	X	X	X	ILLEGAL
	L	L	Н	X	X	X	ILLEGAL
	L	L	L	X	Х	X	ILLEGAL
Mode	Н	X	X	X	X	X	NOP
Register	L	Н	Н	Н	X	X	NOP
	L	Н	Н	L	X	X	ILLEGAL
Accessing	L	Н	L	X	X	X	ILLEGAL
	L	L	Χ	X	Χ	Χ	ILLEGAL

CLOCK ENABLE (CKE) TRUTH TABLE:

STATE(n)	CKE	CKE	CS	RAS	CAS	WE	Addr	ACTION
, ,	n-1	n						
Self-	Н	Х	Х	Х	Х	Х	Х	INVALID
Refresh ⁶	L	Н	Н	Х	X	X	X	EXIT Self-Refresh, Idle after tRC
	L	Н	L	Н	Н	Н	X	EXIT Self-Refresh, Idle after tRC
	L	Н	L	Н	Н	L	X	ILLEGAL
	L	Н	L	Н	L	X	X	ILLEGAL
	L	Н	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)
Power-Down	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	X	X	X	X	EXIT Power-Down, > Idle.
	L	Н	L	Н	Н	Н	X	EXIT Power-Down, > Idle.
	L	Н	L	Н	Н	L	X	ILLEGAL
	L	Н	L	Н	L	X	X	ILLEGAL
	L	Н	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Low-Power Mode)
All. Banks	Н	Н	Х	Х	Х	Х	Х	Refer to the function truth table
ldle ⁷	Н	L	Н	X	X	X	X	Enter Power- Down
	Н	L	L	Н	Н	Н	X	Enter Power- Down
	Н	L	L	Н	Н	L	X	ILLEGAL
	Н	L	L	Н	L	X	X	ILLEGAL
	Н	L	L	L	Н	X	X	ILLEGAL
	Н	L	L	L	L	Н	X	Enter Self-Refresh
	Н	L	L	L	L	L	X	ILLEGAL
	L	L	X	X	X	X	X	NOP
Any State	Н	Н	Х	Х	Х	Х	Х	Refer to the function truth table
other than	Н	L	X	X	X	X	X	Begin Clock Suspend next cycle ⁸
listed above	L	Н	X	X	X	X	X	Exit Clock Suspend next cycle ⁸ .
	L	L	X	X	X	X	X	Maintain Clock Suspend.

ABBREVIATIONS:

RA = Row Address BS = Bank Address
CA = Column Address AP = Auto Precharge

Notes for SDRAM function truth table :

- 1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (andAP).
- 5. Illegal if any bank is not Idle.
- 6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
- 8. Must be legal command as defined in the SDRAM function truth table.