Hitachi 16-Bit Single-Chip Microcomputer

H8S/2600 Series, H8S/2000 Series

Programming Manual

HITACHI

ADE-602-083B Rev. 3.0 7/14/2000 Hitachi, Ltd.

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- Products and product specifications may be subject to change without notice. Confirm that you
 have received the latest product standards or specifications before final design, purchase or
 use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Preface

The H8S/2600 Series and the H8S/2000 Series are built around an H8S/2000 CPU core.

The H8S/2600 and H8S/2000 CPUs have the same internal 32-bit architecture. Both CPUs execute basic instructions in one state, have sixteen 16-bit registers, and have a concise, optimized instruction set. They can address a 16-Mbyte linear address space.Programs coded in the high-level language C can be compiled to high-speed executable code.

For easy migration, the instruction set is upward-compatible with the H8/300H, H8/300, and H8/300L Series at the object-code level.

The H8S/2600 CPU is upward-compatible with the H8S/2000 CPU at the object-code level, and supports sum of products instructions.

This manual gives details of the H8S/2600 and H8S/2000 instructions and can be sued with all microcontrollers in the H8S/2600 Series and the H8S/2000 Series.

For hardware details, refer to the relevant microcontroller hardware manuals.

Rev. 3.0, 07/00, page iii of 12

Rev. 3.0, 07/00, page iv of 12

Main Revisions and Additions in this Edition

Page	Item	Revisions (See Manual for Details)
_	All	Notes on TAS Instruction added
		Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Rev. 3.0, 07/00, page vi of 12

Contents

Secti	on 1	CPU	1
1.1	Overvie	2W	1
	1.1.1	Features	1
	1.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU	2
	1.1.3	Differences from H8/300 CPU	3
	1.1.4	Differences from H8/300H CPU	4
1.2	CPU O	perating Modes	5
1.3	Addres	s Space	10
1.4	Registe	r Configuration	11
	1.4.1	Overview	11
	1.4.2	General Registers	12
	1.4.3	Control Registers	13
	1.4.4	Initial Register Values	15
1.5	Data Fo	ormats	16
	1.5.1	General Register Data Formats	16
	1.5.2	Memory Data Formats	18
1.6	Instruct	tion Set	19
	1.6.1	Overview	19
	1.6.2	Instructions and Addressing Modes	20
	1.6.3	Table of Instructions Classified by Function	22
	1.6.4	Basic Instruction Formats	32
1.7	Addres	sing Modes and Effective Address Calculation	33
Secti	on 2	Instruction Descriptions	41
2.1		and Symbols	41
2.1	2.1.1	Assembly-Language Format	
	2.1.1	Operation	
	2.1.2	Condition Code	44
	2.1.3	Instruction Format	44
	2.1.4	Register Specification	45
	2.1.6	Bit Data Access in Bit Manipulation Instructions	46
2.2		tion Descriptions	47
	2.2.1 (1	*	48
	2.2.1 (2		49
	2.2.1 (3		50
	2.2.2	ADDS	51
	2.2.3	ADDX	52
	2.2.4 (1) AND (B)	53
	2.2.4 (2	2) AND (W)	54

2.2.4 (3)	AND (L)	55
2.2.5 (1)	ANDC	56
2.2.5 (2)	ANDC	57
2.2.6	BAND	58
2.2.7	Bcc	60
2.2.8	BCLR	62
2.2.9	BIAND	64
2.2.10	BILD	66
2.2.11	BIOR	68
2.2.12	BIST	70
2.2.13	BIXOR	72
2.2.14	BLD	74
2.2.15	BNOT	76
2.2.16	BOR	78
2.2.17	BSET	80
2.2.18	BSR	82
2.2.19	BST	84
2.2.20	BTST	86
2.2.21	BXOR	88
2.2.22	CLRMAC	90
2.2.23 (1)	CMP (B)	91
2.2.23 (2)	CMP (W)	92
2.2.23 (3)	CMP (L)	93
2.2.24	DAA	94
2.2.25	DAS	96
2.2.26(1)	DEC (B)	98
2.2.26 (2)	DEC (W)	99
2.2.26 (3)	DEC (L)	100
2.2.27 (1)	DIVXS (B)	101
2.2.27 (2)	DIVXS (W)	103
2.2.28 (1)	DIVXU (B)	105
2.2.28 (2)	DIVXU (W)	107
2.2.29 (1)	EEPMOV (B)	109
2.2.29 (2)	EEPMOV (W)	110
2.2.30(1)	EXTS (W)	112
2.2.30 (2)	EXTS (L)	113
2.2.31 (1)	EXTU (W)	114
2.2.31 (2)	EXTU (L)	115
2.2.32 (1)	INC (B)	116
2.2.32 (2)	INC (W)	117
2.2.32 (3)	INC (L)	118
2.2.33	JMP	119
2.2.34	JSR	120

2.2.35 (1)	LDC (B)	122
2.2.35 (2)	LDC (B)	123
2.2.35 (3)	LDC (W)	124
2.2.35 (4)	LDC (W)	126
2.2.36	LDM	128
2.2.37	LDMAC	130
2.2.38	MAC	131
2.2.39 (1)	MOV (B)	134
2.2.39 (2)	MOV (W)	135
2.2.39 (3)	MOV (L)	136
2.2.39 (4)	MOV (B)	137
2.2.39 (5)	MOV (W)	139
2.2.39 (6)	MOV (L)	141
2.2.39 (7)	MOV (B)	143
2.2.39 (8)	MOV (W)	145
2.2.39 (9)	MOV (L)	147
2.2.40	MOVFPE	149
2.2.41	MOVTPE	150
2.2.42 (1)	MULXS (B)	151
. ,	MULXS (W)	
2.2.43 (1)	MULXU (B)	153
	MULXU (W)	
2.2.44 (1)	NEG (B)	155
	NEG (W)	
2.2.44 (3)	NEG (L)	
2.2.45	NOP	
. ,	NOT (B)	
	NOT (W)	
. ,	NOT (L)	
	OR (B)	
. ,	OR (W)	
. ,	OR (L)	
. ,	ORC	
	ORC	
	POP (W)	
	POP (L)	
	PUSH (W)	
	PUSH (L)	
. ,	ROTL (B)	
	ROTL (B)	
. ,	ROTL (W)	
	ROTL (W)	
2.2.51 (5)	ROTL (L)	175

2.2.51 (6)	ROTL (L)	176
2.2.52 (1)	ROTR (B)	177
2.2.52 (2)	ROTR (B)	178
2.2.52 (3)	ROTR (W)	179
2.2.52 (4)	ROTR (W)	180
2.2.52 (5)	ROTR (L)	181
2.2.52 (6)	ROTR (L)	182
2.2.53 (1)	ROTXL (B)	183
2.2.53 (2)	ROTXL (B)	184
2.2.53 (3)	ROTXL (W)	185
2.2.53 (4)	ROTXL (W)	186
2.2.53 (5)	ROTXL (L)	187
2.2.53 (6)	ROTXL (L)	188
2.2.54 (1)	ROTXR (B)	189
2.2.54 (2)	ROTXR (B)	190
• •	ROTXR (W)	
2.2.54 (4)	ROTXR (W)	192
2.2.54 (5)	ROTXR (L)	193
2.2.54 (6)	ROTXR (L)	194
2.2.55	RTE	195
2.2.56	RTS	197
2.2.57 (1)	SHAL (B)	198
	SHAL (B)	
	SHAL (W)	
	SHAL (W)	
. ,	SHAL (L)	
. ,	SHAL (L)	
. ,	SHAR (B)	
	SHAR (B)	
	SHAR (W)	
. ,	SHAR (W)	
• •	SHAR (L)	
	SHAR (L)	
	SHLL (B)	
	SHLL (B)	
• •	SHLL (W)	
	SHLL (W)	
. ,	SHLL (L)	
. ,	SHLL (L)	
• •	SHLR (B)	
	SHLR (B)	
	SHLR (W)	
2.2.60 (4)	SHLR (W)	219

	2.2.60 (5)	SHLR (L)	. 220
	2.2.60 (6)	SHLR (L)	. 221
	2.2.61	SLEEP	. 222
	2.2.62(1)	STC (B)	. 223
	2.2.62 (2)	STC (B)	. 224
	2.2.62 (3)	STC (W)	. 225
	2.2.62 (4)	STC (W)	. 227
	2.2.63	STM	. 229
	2.2.64	STMAC	. 231
	2.2.65 (1)	SUB (B)	. 233
	2.2.65 (2)	SUB (W)	. 235
	2.2.65 (3)	SUB (L)	. 236
	2.2.66	SUBS	. 237
	2.2.67	SUBX	. 238
	2.2.68	TAS	. 239
	2.2.69	TRAPA	. 240
	2.2.70(1)	XOR (B)	. 242
	2.2.70 (2)	XOR (W)	. 243
	2.2.70 (3)	XOR (L)	. 244
	2.2.71 (1)	XORC	. 245
	2.2.71 (2)	XORC	. 246
2.3	Instruction	n Set	. 247
2.4	Instruction	n Code	. 263
2.5	Operation	Code Map	. 274
2.6	Number o	f States Required for Instruction Execution	. 278
2.7	Bus States	s During Instruction Execution	. 290
2.8	Condition	Code Modification	. 304
Secti	ion 3 P	rocessing States	. 309
3.1	Overview		. 309
3.2	Reset Stat	e	. 310
3.3	Exception	-Handling State	. 311
		ypes of Exception Handling and Their Priority	
	3.3.2 R	eset Exception Handling	. 312
		race	
	3.3.4 Ir	terrupt Exception Handling and Trap Instruction Exception Handling	. 312
3.4	Program I	Execution State	. 313
3.5	Bus-Relea	nsed State	. 314
3.6	Power-Do	wn State	. 314
	3.6.1 S	leep Mode	. 314
		oftware Standby Mode	
	3.6.3 H	ardware Standby Mode	. 314

Secti	on 4 Basic Timing	315
4.1	Overview	315
4.2	On-Chip Memory (ROM, RAM)	315
4.3	On-Chip Supporting Module Access Timing	317
4.4	External Address Space Access Timing	318

Section 1 CPU

1.1 Overview

The H8S/2600 CPU and the H8S/2000 CPU are high-speed central processing units with a common an internal 32-bit architecture. Each CPU is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU and H8S/2000 CPU have sixteen 16-bit general registers, can address a 4-Gbyte linear address space, and are ideal for realtime control.

1.1.1 Features

The H8S/2600 CPU and H8S/2000 CPU have the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
 - Can execute H8/300 and H8/300H object programs
- General-register architecture
 - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-nine basic instructions (H8S/2000 CPU has sixty-five)
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
 - Multiply-and-accumulate instruction (H8S/2600 CPU only)
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 4-Gbyte address space
 - Program: 16 Mbytes
 - Data: 4 Gbytes

- High-speed operation
 - All frequently-used instructions execute in one or two states
 - Maximum clock frequency: 20 MHz
 - 8/16/32-bit register-register add/subtract: 50 ns
 - 8 \times 8-bit register-register multiply:
 - $-16 \div 8$ -bit register-register divide: 600 ns
 - 16×16 -bit register-register multiply:
 - 32 ÷ 16-bit register-register divide:
- Two CPU operating modes
 - Normal mode
 - Advanced mode
- Power-down modes
 - Transition to power-down state by SLEEP instruction
 - CPU clock speed selection

1.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

Differences between the H8S/2600 CPU and the H8S/2000 CPU are as follows.

- Register configuration
 - The MAC register is supported only by the H8S/2600 CPU.
 - For details, see section 1.4, Register Configuration.
- Basic instructions
 - The MAC, CLRMAC, LDMAC, and STMAC instructions are supported only by the H8S/2600 CPU.

For details, see section 1.6, Instruction Set, and Section 2, Instruction Descriptions.

- Number of states required for execution
 - The number of states required for execution of the MULXU and MULXS instructions.
 For details, see section 2.6, Number of States Required for Execution.

In addition, there may be defferences in address spaces, EXR register functions, power-down states, and so on. For details, refer to the relevant microcontroller hardware manual.

Rev. 3.0, 07/00, page 2 of 320

HITACHI

200 ns (H8S/2000 CPU: 1000 ns)

150 ns (H8S/2000 CPU: 600 ns)

1000 ns

1.1.3 Differences from H8/300 CPU

In comparison with the H8/300 CPU, the H8S/2600 CPU and H8S/2000 CPU have the following enhancements.

- More general registers and control registers
 - Eight 16-bit registers, one 8-bit and two 32-bit control registers have been added.
- Expanded address space
 - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
 - Advanced mode supports a maximum 4-Gbyte address space.
- Enhanced addressing
 - The addressing modes have been enhanced to make effective use of the 4-Gbyte address space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - Signed multiply and divide instructions have been added.
 - A multiply-and-accumulate instruction has been added. (H8S/2600CPU only)
 - Two-bit shift and rotate instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

Rev. 3.0, 07/00, page 3 of 320

1.1.4 Differences from H8/300H CPU

In comparison with the H8/300H CPU, the H8S/2600 CPU and H8S/2000 CPU have the following enhancements.

- Additional control register
 - One 8-bit and two 32-bit control registers have been added.
- Expanded address space
 - Advanced mode supports a maximum 4-Gbyte data address space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - A multiply-and-accumulate instruction has been added (H8S/2600 CPU only).
 - Two-bit shift and rotate instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

1.2 CPU Operating Modes

Like the H8/300H CPU, the H8S/2600 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 4-Gbyte total address space, of which up to 16 Mbytes can be used for program code and up to 4 Gbytes for data. The mode is selected with the mode pins of the microcontroller. For further information, refer to the relevant microcontroller hardware manual.



Figure 1.1 CPU Operating Modes

(1) Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed, as in the H8/300 CPU.

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (R0 to R7) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register will be affected.

Instruction Set: All additional instructions and addressing modes not found in the H8/300 CPU can be used. Only the lower 16 bits of effective addresses (EA) are valid.

Rev. 3.0, 07/00, page 5 of 320

Exception Vector Table and Memory Indirect Branch Addresses: In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits (figure 1.2). The exception vector table differs depending on the microcontroller. Refer to the relevant microcontroller hardware manual for further information.



Figure 1.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

Stack Structure: When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 1.3. When EXR is invalid, it is not pushed onto the stack. For details, see the relevant hardware manual.



Figure 1.3 Stack Structure in Normal Mode

(2) Advanced Mode

In advanced mode the data address space is larger than for the H8/300H CPU.

Address Space: The 4-Gbyte maximum address space provides linear access to a maximum 16 Mbytes of program code and maximum 4 Gbytes of data.

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

Instruction Set: All instructions and addressing modes can be used.

Exception Vector Table and Memory Indirect Branch Addresses: In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 1.4). The exception vector table differs depending on the microcontroller. Refer to the relevant microcontroller hardware manual for further information.



 Figure 1.4
 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the top area from H'00000000 to H'000000FF. Note that this area is also used for the exception vector table.

Stack Structure: In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 1.5. When EXR is invalid, it is not pushed onto the stack. For details, see the relevant hardware manual.



Figure 1.5 Stack Structure in Advanced Mode

1.3 Address Space

Figure 1.6 shows a memory map of the H8S/2600 CPU. The H8S/2600 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 4-Gbyte address space in advanced mode. The address space differs depending on the operating mode. For details, refer to the relevant microcontroller hardware manual.



Figure 1.6 Memory Map

1.4 Register Configuration

1.4.1 Overview

The CPUs have the internal registers shown in figure 1.7. There are two types of registers: general registers and control registers. The H8S/2000 CPU does not support the MAC register.



Figure 1.7 CPU Registers

1.4.2 General Registers

The CPUs have eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 1.8 illustrates the usage of the general registers. The usage of each register can be selected independently.



Figure 1.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 1.9 shows the stack.



Figure 1.9 Stack

1.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), 8-bit condition-code register (CCR), and 64-bit multiply-accumulate register (MAC: H8S/2600 CPU only).

(1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

(2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

Bit 7—Trace Bit (T): Selects trace mode. When this bit is cleared to 0, instructions are executed in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed.

Bits 6 to 3—Reserved: These bits are reserved, always read as 1.

Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits designate the interrupt mask level (0 to 7). For details refer to the relevant microcontroller hardware manual.

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XORC instructions. All interrupts, including NMI, are disabled for three states after one of these instructions is executed, except for STC.

(3) Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception-handling sequence.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details refer to the relevant microcontroller hardware manual.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of data.

Bit 2-Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to the detailed descriptions of the instructions starting in section 2.2.1.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

(4) Multiply-Accumulate Register (MAC)

The MAC register is supported only by the H8S/2600 CPU. This 64-bit register stores the results of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.

1.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

1.5 Data Formats

The CPUs can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

1.5.1 General Register Data Formats

Data Type **Register Number** Data Format 1-bit data RnH 2 6 5 4 3 1 0 Don't care 1-bit data Rnl 7 0 7 4 3 2 Don't care 6 5 0 4-bit BCD data RnH 7 43 0 Lower Don't care Upper 4-bit BCD data RnL 7 43 Don't care Upper Lower Byte data RnH Don't care I SB MSB Byte data RnL Don't care MSB LSB

Figure 1.10 shows the data formats in general registers.

Figure 1.10 General Register Data Formats



Figure 1.10 General Register Data Formats (cont)

Rev. 3.0, 07/00, page 17 of 320

1.5.2 Memory Data Formats

Figure 1.11 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.

Data Type				Dat	a Fo	rma	t		
	Address	_			_	_			
		7							0
1-bit data	Address L	7	6	5	4	3	2	1	0
					-				
Byte data	Address L	MSB		1	1	 	, , ,		LSB
					1	1			-1
Word data	Address 2M	MSB		 	 		 	 	1
	Address 2M + 1			 	1	1 1 1 1	1 1 1 1	1 1 1 1	LSB
Longword data	Address 2N	MSB		 	 		1	 	
	Address 2N + 1			 	1 1 1	 	 	 	1 1 1
	Address 2N + 2			 	 	 	 	 	
	Address 2N + 3			 	1	 	1 1 1	 	LSB
						<u> </u>			

Figure 1.11 Memory Data Formats

When the stack pointer (ER7) is used as an address register to access the stack, the operand size should be word size or longword size.

1.6 Instruction Set

1.6.1 Overview

The H8S/2600 CPU has 69types of instructions, while the H8S/2000 CPU has 65 types. The instructions are classified by function as shown in table 1.1. For a detailed description of each instruction, see section 2.2, Instruction Descriptions.

Function	Instructions	Size	Types
Data transfer	MOV	BWL	5
	POP* ² , PUSH* ²	WL	
	LDM, STM	L	
	MOVFPE, MOVTPE	В	
Arithmetic	ADD, SUB, CMP, NEG	BWL	19
operations	ADDX, SUBX, DAA, DAS	В	
	INC, DEC	BWL	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	BW	
	EXTU, EXTS	WL	
	TAS* ⁴	В	
	MAC, LDMAC, STMAC, CLRMAC*1	—	4 * ¹
Logic operations	AND, OR, XOR, NOT	BWL	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BWL	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	Bcc* ³ , JMP, BSR, JSR, RTS	—	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	—	9
Block data transfer	EEPMOV	—	1

Table 1.1 Instruction Classification

H8S/2600 CPU: Total 69 types H8S/2000 CPU: Total 65 types

Notes: B-byte size; W-word size; L-longword size.

- 1. The MAC, LDMAC, STMAC, and CLRMAC instructions are supported only by the H8S/2600 CPU.
- POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
- 3. Bcc is the generic designation of a conditional branch instruction.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

1.6.2 Instructions and Addressing Modes

Table 1.2 indicates the combinations of instructions and addressing modes that the H8S/2600 CPU and H8S/2000 CPU can use.

	_	1	WL	L	I	I	Ι	Ι	Ι	Ι	1	I	I	I		I		0	I
	8:66 @ @	1	Ι	I	I	I	Ι	I	Ι	I	I	I	I	I	1	I		I	I
	@(d:16,PC)	1	Ι	I	I	I	Ι	Ι	Ι	I	1	I	I	I	1	I	1	Ι	I
	(Jq,8:b)@	1		Ι	I	I	Ι		Ι	I	I	I	I	I	1	I	I	Ι	I
	25:66@	BWL	Ι	I	I	I	I		Ι	I	1	I	I	I	1	I	1	I	I
	4 <u>5:66</u> @	1			I	1	1		Ι	I	1	I	I	I	1	1	1	1	I
g Modes	91:66@	BWL	Ι	Ι	۵	1	I	Ι	Ι	I	1	I	1	I	1	1	1	1	I
Addressing Modes	8:66@	в	Ι	I	1	I	I	Ι	Ι	I	1	I	1	I	1	I	1	I	
A	+u93@\n93-@	BWL		I	1	1	I		Ι	I	1	I	1	I	1	I	0	I	
	@(d:32,ERn)	BWL	Ι	Ι	I	1	I	Ι	Ι	I	1	I	1	I	1	I	1	I	I
	(nЯ∃,ð1:b)@	BWL	Ι	I	I	1	I	Ι	Ι	I	1	I	1	I	1	1	1	I	I
	u8∃©	BWL		I	1	1	I		Ι	I	1	I	1	I	1	в	1	I	
	uЯ	BWL	Ι	I	1	BWL	BWL	В	L	BWL	в	BW	BW	BWL	WL	I	1	I	_
	xx#	BWL	Ι	I	1	BWL	WL	В	Ι	I	1	I	1	I	1	I	1	I	I
	Instruction	MOV	POP, PUSH	LDM, STM	MOVEPE, MOVTPE	ADD, CMP	SUB	ADDX, SUBX	ADDS, SUBS	INC, DEC	DAA, DAS	MULXU, MULXU,	MULXS, DIVXS	NEG	EXTU, EXTS	TAS*2	MAC*1	CLRMAC ^{*1}	LDMAC ^{*1} , STMAC ^{*1}
	Function	Data	transfer			Arithmetic	operations				-						-		

Table 1.2 Combinations of Instructions and Addressing Modes

														-		
	_	I	I	I		I	I	0	0	0	0	Ι	I	I	0	BW
	8:66 @ @	I	I	1		I	0	I	I	Ι	I	Ι	I	I	I	1
	@(d:16,PC)	I	I	I		0	I	I	1	Ι	Ι	Ι	1	I	I	I
	(J9,8:b)@	I	I	I		0	I	I	1	Ι	Ι	Ι	I	I	I	I
	25:66 @	I	I	I	ш	I	I	I	1	Ι	Ι	N	×	I	I	I
	42:66@	I	I	I		I	0	I	1	Ι	Ι	Ι	I	I	I	I
Addressing Modes	91:66@	I	I	I	ш	I	I	I	1	Ι	Ι	N	×	I	I	I
ddressin	8:66@	I	I	I	ш	I	I	I	1	Ι	Ι	Ι	I	I	I	I
٩	+uЯ3@\nЯ3-@	I	I	I	I	I	I	I	I	Ι	Ι	N	×	I	I	I
	@(d:32,ERn)	I	I	I	1	I	I	I	1		I	N	8	I	I	1
	(aЯ∃,ð1:b)@	I	I	I	1	I	I	I	1		I	N	8	I	I	I
	u8∃@	I	I	I	в	I	I	I	1		I	N	8	I	I	I
	uŊ	BWL	BWL	BWL	۵	I	I	I	1		I	в	в	I	I	1
	xx#	BWL	I	I	1	I	I	I	1		Ι	в	I	ш	I	I
	Instruction	AND, OR, XOR	NOT		ion	Bcc, BSR	JMP, JSR	RTS	TRAPA	RTE	SLEEP	LDC	STC	ANDC, ORC, XORC	NOP	ansfer
	Function	Logic operations	1	Shift	Bit manipulation	Branch	1		System	control	<u> </u>		1	1	<u> </u>	Block data transfer

Legend B: Byte W: Word

L: Longword

Notes: 1. Supported only by the HS/2600 CPU 2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

1.6.3 Table of Instructions Classified by Function

Table 1.3 summarizes the instructions in each functional category. The notation used in table 1.3 is defined next.

bit register)
bit register)
bit register)
bit register)
bit register)

Operation Notation

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Туре	Instruction	Size* ¹	Function
Data transfer	MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
			Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
	MOVFPE	В	$(EAs) \rightarrow Rd$
			Moves external memory contents (addressed by @aa:16) to a general register in synchronization with an E clock.
	MOVTPE	В	$Rs \rightarrow (EAs)$
			Moves general register contents to an external memory location (addressed by @aa:16) in synchronization with an E clock.
	POP	W/L	@SP+ → Rn
			Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
	PUSH	W/L	$Rn \rightarrow @-SP$
			Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @–SP. PUSH.L ERn is identical to MOV.L ERn, @–SP.
	LDM	L	@SP+ → Rn (register list)
			Pops two or more general registers from the stack.
	STM	L	Rn (register list) \rightarrow @–SP
			Pushes two or more general registers onto the stack.

Table 1.3 Instructions Classified by Function

Туре	Instruction	Size*1	Function
Arithmetic operations	ADD	B/W/L	$Rd \pm Rs \to Rd, \ Rd \pm \#IMM \to Rd$
	SUB		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
	ADDX	В	$Rd \pm Rs \pm C \to Rd, \ Rd \pm \#IMM \pm C \to Rd$
	SUBX		Performs addition or subtraction with carry or borrow on byte data in two general registers, or on immediate data and data in a general register.
	INC	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
	DEC		Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
	ADDS	L	$Rd \pm 1 \to Rd, \ Rd \pm 2 \to Rd, \ Rd \pm 4 \to Rd$
	SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
	DAA	В	Rd decimal adjust \rightarrow Rd
	DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
	MULXU	B/W	$Rd \times Rs \rightarrow Rd$
			Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
	MULXS	B/W	$Rd \times Rs \to Rd$
			Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
	DIVXU	B/W	$Rd \div Rs \to Rd$
			Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
	DIVXS	B/W	$Rd \div Rs \to Rd$
			Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
Туре	Instruction	Size*1	Function
------------	-------------	--------	---
Arithmetic	CMP	B/W/L	Rd – Rs, Rd – #IMM
operations			Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	$0 - Rd \rightarrow Rd$
			Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) \rightarrow Rd
			Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	Rd (sign extension) \rightarrow Rd
			Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	$@ERd - 0, 1 \rightarrow (of @ERd)^{*^2}$
			Tests memory contents, and sets the most significant bit (bit 7) to 1.
	MAC	_	$(EAs) \times (EAd) + MAC \rightarrow MAC$
			Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed:
			16 bits × 16 bits +32 bits \rightarrow 32 bits, saturating 16 bits × 16 bits + 42 bits \rightarrow 42 bits, non-saturating
			Supported by H8S/2600 CPU only.
	CLRMAC	_	$0 \rightarrow MAC$
			Clears the multiply-accumulate register to zero.
			Supported by H8S/2600 CPU only.
	LDMAC	L	$Rs \rightarrow MAC, MAC \rightarrow Rd$
	STMAC		Transfers data between a general register and the multiply-accumulate register.
			Supported by H8S/2600 CPU only.

Туре	Instruction	Size* ¹	Function
Logic operations	AND	B/W/L	$Rd \land Rs \to Rd, \ Rd \land \#IMM \to Rd$
			Performs a logical AND operation on a general register and another general register or immediate data.
	OR	B/W/L	$Rd \lor Rs \rightarrow Rd, Rd \lor \#IMM \rightarrow Rd$
			Performs a logical OR operation on a general register and another general register or immediate data.
	XOR	B/W/L	$Rd \oplus Rs \to Rd, \ Rd \oplus \#IMM \to Rd$
			Performs a logical exclusive OR operation on a general register and another general register or immediate data.
	NOT	B/W/L	\neg (Rd) \rightarrow (Rd)
			Takes the one's complement of general register contents.
Shift operations	SHAL	B/W/L	$Rd (shift) \rightarrow Rd$
	SHAR		Performs an arithmetic shift on general register contents.
			1-bit or 2-bit shift is possible.
	SHLL	B/W/L	$Rd (shift) \rightarrow Rd$
	SHLR		Performs a logical shift on general register contents.
			1-bit or 2-bit shift is possible.
	ROTL	B/W/L	Rd (rotate) \rightarrow Rd
	ROTR		Rotates general register contents.
			1-bit or 2-bit rotation is possible.
	ROTXL	B/W/L	Rd (rotate) \rightarrow Rd
	ROTXR		Rotates general register contents through the carry bit.
			1-bit or 2-bit rotation is possible.

Туре	Instruction	Size* ¹	Function
Bit-manipulation	BSET	В	$1 \rightarrow (\langle \text{sbit-No.} \rangle \text{ of } \langle \text{EAd} \rangle)$
instructions			Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BCLR	В	$0 \rightarrow (\text{ of })$
			Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BNOT	В	\neg (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
			Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BTST	В	\neg (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
			Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BAND B	В	$C \land (<\!bit-No.\!> of <\!EAd\!>) \rightarrow C$
			ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIAND	В	$C \land \neg \text{ (of)} \to C$
			ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BOR	В	$C \lor (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$
			ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIOR	В	$C \lor \neg \text{ (of)} \to C$
			ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.

Туре	Instruction	Size*1	Function
Bit-manipulation instructions	BXOR	В	$C \oplus (<\!\text{bit-No.}\!> \text{of} <\!\text{EAd}\!>) \rightarrow C$
			Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIXOR	В	$C \oplus \neg (<\!bit-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$
			Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BLD	В	$(\text{stit-No.> of }) \rightarrow C$
			Transfers a specified bit in a general register or memory operand to the carry flag.
	BILD	В	\neg (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
			Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.
			The bit number is specified by 3-bit immediate data.
	BST	В	$C \rightarrow (\text{ of })$
		Transfers the carry flag value to a specified bit in a general register or memory operand.	
	BIST	В	$\neg C \rightarrow (\text{-bit-No.> of -EAd})$
			Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.
			The bit number is specified by 3-bit immediate data.

Туре	Instruction	Size*1	Function		
Branch instructions	Всс	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.		
			Mnemonic	Description	Condition
			BRA(BT)	Always (true)	Always
			BRN(BF)	Never (false)	Never
			BHI	High	$C \lor Z = 0$
			BLS	Low or same	C ∨ Z = 1
			BCC(BHS)	Carry clear (high or same)	C = 0
			BCS(BLO)	Carry set (low)	C = 1
			BNE	Not equal	Z = 0
			BEQ	Equal	Z = 1
			BVC	Overflow clear	V = 0
			BVS	Overflow set	V = 1
			BPL	Plus	N = 0
			BMI	Minus	N = 1
			BGE	Greater or equal	$N \oplus V = 0$
			BLT	Less than	N ⊕ V = 1
			BGT	Greater than	$Z \lor (N \oplus V) = 0$
			BLE	Less or equal	$Z \lor (N \oplus V) = 1$
	JMP		Branches unco	onditionally to a specif	ied address.
	BSR	_	Branches to a	subroutine at a specif	fied address.
	JSR		Branches to a	subroutine at a specif	fied address.
	RTS		Returns from a	asubroutine	

Туре	Instruction	Size*1	Function
System control	TRAPA	_	Starts trap-instruction exception handling.
instructions	RTE	_	Returns from an exception-handling routine.
	SLEEP	_	Causes a transition to a power-down state.
	LDC	B/W	$(EAs) \rightarrow CCR, (EAs) \rightarrow EXR$
			Moves the source operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$
			Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	ANDC	В	$CCR \land \#IMM \to CCR, EXR \land \#IMM \to EXR$
			Logically ANDs the CCR or EXR contents with immediate data.
	ORC	В	$CCR \lor \#IMM \to CCR, EXR \lor \#IMM \to EXR$
			Logically ORs the CCR or EXR contents with immediate data.
	XORC	В	$CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR$
			Logically exclusive-ORs the CCR or EXR contents with immediate data.
	NOP		$PC + 2 \rightarrow PC$
			Only increments the program counter.

Type Instruction	Size*1	Function
Block data EEPMOV.E transfer instruction	·	if R4L ≠ 0 then Repeat @ER5+ → @ER6+ R4L - 1 → R4L Until R4L = 0 else next;
EEPMOV.V	V —	if R4 ≠ 0 then Repeat @ER5+ → @ER6+ R4 – 1 → R4 Until R4 = 0 else next;
		Transfers a data block according to parameters set in general registers R4L or R4, ER5, and ER6.
		R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address
Notes: 1 Size refers to the o		Execution of the next instruction begins as soon as the transfer is completed.

Notes: 1. Size refers to the operand size.

B: Byte

W: Word

L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Rev. 3.0, 07/00, page 31 of 320

1.6.4 Basic Instruction Formats

The H8S/2600 or H8S/2000 instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Operation Field: Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

Register Field: Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 1.12 shows examples of instruction formats.



Figure 1.12 Instruction Formats

1.7 Addressing Modes and Effective Address Calculation

(1) Addressing Modes

The CPUs support the eight addressing modes listed in table 1.4. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Table 1.4 Addressing Modes

1. Register Direct—Rn: The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2. Register Indirect—@**ERn:** The register field of the instruction code specifies an address register (ERn) which contains the address of the operand in memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

3. Register Indirect with Displacement—@(**d:16**, **ERn**) or @(**d:32**, **ERn**): A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

4. Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

• Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

5. Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 1.5 indicates the accessible absolute address ranges.

Absolute Address		Normal Mode	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFFFF00 to H'FFFFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'00000000 to H'00007FFF, H'FFFF8000 to H'FFFFFFFF
	32 bits (@aa:32)		H'00000000 to H'FFFFFFF
Program instruction address	24 bits (@aa:24)		H'00000000 to H'00FFFFF

Table 1.5 Absolute Address Access Ranges

For further details on the accessible range, refer to the relevant microcontroller hardware manual.

6. Immediate—**#xx:8, #xx:16, or #xx:32:** The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

7. Program-Counter Relative—@(d:8, PC) or @(d:16, PC): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

8. Memory Indirect—@@**aa:8:** This mode can be used by the JMP and JSR instructions. The second byte of the instruction specifies a memory operand by an 8-bit absolute address. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'00000000 to H'000000FF in advanced mode). In normal mode the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand, the first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details refer to the relevant microcontroller hardware manual.



Figure 1.13 Branch Address Specification in Memory Indirect Mode

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or an instruction code to be fetched at the address preceding the specified address. (For further information, see section 1.5.2, Memory Data Formats.)

(2) Effective Address Calculation

Table 1.6 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.



Table 1.6 Effective Address Calculation





Rev. 3.0, 07/00, page 40 of 320

Section 2 Instruction Descriptions

2.1 Tables and Symbols

This section explains how to read the tables in section 2.2, describing each instruction. Note that the descriptions of some instructions extend over more than one page.

[1] Mnemonic (Full Name)		[2] Type
[3] Operation	[6] Condition Code	
[4] Assembly-Language Format	_	
[5] Operand Size	_	
[7] Description		
[8] Available Registers		
[9] Operand Format and Number of	States Required for Execution	on
[10] Notes		

- [1] Mnemonic (Full Name): Gives the full and mnemonic names of the instruction.
- [2] Type: Indicates the type of instruction.
- [3] Operation: Describes the instruction in symbolic notation. (See section 2.1.2, Operation.)
- [4] Assembly-Language Format: Indicates the assembly-language format of the instruction. (See section 2.1.1, Assembler Format.)
- [5] Operand Size: Indicates the available operand sizes.
- [6] **Condition Code:** Indicates the effect of instruction execution on the flag bits in the CCR. (See section 2.1.3, Condition Code.)
- [7] Description: Describes the operation of the instruction in detail.
- [8] Available Registers: Indicates which registers can be specified in the register field of the instruction.
- [9] Operand Format and Number of States Required for Execution: Shows the addressing modes and instruction format together with the number of states required for execution.
- [10] Notes: Gives notes concerning execution of the instruction.

Rev. 3.0, 07/00, page 41 of 320



The operand size is byte (B), word (W), or longword (L). Some instructions are restricted to a limited set of operand sizes.

The symbol <EA> indicates that two or more addressing modes can be used. The H8S/2600 CPU supports the eight addressing modes listed next. Effective address calculation is described in section 1.7, Addressing Modes and Effective Address Calculation.

Addressing Mode
Register direct
Register indirect
Register indirect with displacement (16-bit or 32-bit)
Register indirect with post-increment or pre-decrement
Absolute address (8-bit, 16-bit, 24-bit, or 32-bit)
Immediate (8-bit, 16-bit, or 32-bit)
Program-counter relative (8-bit or 16-bit)
Memory indirect

The suffixes :8, :16, :24, and :32 may be omitted. In particular, if the :8, :16, :24, or :32 designation is omitted in an absolute address or displacement, the assembler will optimize the length according to the value range. For details, refer to the H8S, H8/300 Series cross assembler user's manual.

Note: ":2" and ":3" in "#xx (:2)" and "#xx (:3)" indicate the specifiable bit length. Do not include (:2) or (:3) in the assembler notation. Example: TRAPA #3

2.1.2 Operation

The symbols used in the operation descriptions are defined as follows.

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
_	Subtract
×	Multiply
÷	Divide
^	Logical AND
V	Logical OR
\oplus	Logical exclusive OR
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
	Logical NOT (logical complement)
() < >	Contents of effective address of the operand
:8/:16/ :24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H and R0L to R7L), 16-bit registers (R0 to R7 and E0 to E7), and 32-bit registers (ER0 to ER7).

2.1.3 Condition Code

Symbol	Meaning
\$	Changes according to the result of instruction execution
*	Undetermined (no guaranteed value)
0	Always cleared to 0
1	Always set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions; see the notes

The symbols used in the condition-code description are defined as follows.

For details on changes of the condition code, see section 2.8, Condition Code Modification.

2.1.4 Instruction Format

The symbols used in the instruction format descriptions are listed below.

Symbol	Meaning
IMM	Immediate data (2, 3, 8, 16, or 32 bits)
abs	Absolute address (8, 16, 24, or 32 bits)
disp	Displacement (8, 16, or 32 bits)
rs, rd, rn	Register field (4 bits). The symbols rs, rd, and rn correspond to operand symbols Rs, Rd, and Rn.
ers, erd, ern	Register field (3 bits). The symbols ers, erd, and ern correspond to operand symbols ERs, ERd, and ERn.

2.1.5 Register Specification

Address Register Specification: When a general register is used as an address register [@ERn, @(d:16, ERn), @(d:32, ERn), @ERn+, or @–ERn], the register is specified by a 3-bit register field (ers or erd).

Data Register Specification: A general register can be used as a 32-bit, 16-bit, or 8-bit data register.

When used as a 32-bit register, it is specified by a 3-bit register field (ers, erd, or ern).

When used as a 16-bit register, it is specified by a 4-bit register field (rs, rd, or rn). The lower 3 bits specify the register number. The upper bit is set to 1 to specify an extended register (En) or cleared to 0 to specify a general register (Rn).

When used as an 8-bit register, it is specified by a 4-bit register field (rs, rd, or rn). The lower 3 bits specify the register number. The upper bit is set to 1 to specify a low register (RnL) or cleared to 0 to specify a high register (RnH). This is shown next.

	ess Register Register			it Register	
RegisterGeneralFieldRegister		Register Field	General Register	Register Field	General Register
000	ER0	0000	R0	0000	R0H
001	ER1	0001	R1	0001	R1H
	•	•	•	•	•
	•	•	•	•	•
111	ER7	0111	R7	0111	R7H
		1000	E0	1000	R0L
		1001	E1	1001	R1L
		•	•	•	•
		1111	E7	1111	R7L

Rev. 3.0, 07/00, page 45 of 320

2.1.6 Bit Data Access in Bit Manipulation Instructions

Bit data is accessed as the n-th bit (n = 0, 1, 2, 3, ..., 7) of a byte operand in a general register or memory. The bit number is given by 3-bit immediate data, or by the lower 3 bits of a general register value.

Example 1: To set bit 3 in R2H to 1



Example 2: To load bit 5 at address H'FFFF02 into the bit accumulator

BLD #5, @H'FFFF02



The operand size and addressing mode are as indicated for register or memory operand data.

2.2 Instruction Descriptions

The instructions are described starting in section 2.2.1.

Rev. 3.0, 07/00, page 47 of 320

ADD (ADD Binary)

Operation	Condition Code
$Rd + (EAs) \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format ADD.B <eas>, Rd</eas>	H: Set to 1 if there is a carry at bit 3; otherwise cleared to 0.N: Set to 1 if the result is negative; otherwise cleared to 0.
Operand Size Byte	 Z: Set to 1 if the result is zero; otherwise cleared to 0. V: Set to 1 if an overflow occurs; otherwise cleared to 0. C: Set to 1 if there is a carry at bit 7;

otherwise cleared to 0.

Description

This instruction adds the source operand to the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	WITEHIOTIC	Operanus	1st byte				3rd byte	4th byte	States
Immediate	ADD.B	#xx:8, Rd	8	rd	IMM				1
Register direct	ADD.B	Rs, Rd	0	8	rs	rd			1

Notes

ADD (ADD Binary)

Operation	Condition Code							
$\mathrm{Rd} + (\mathrm{EAs}) \rightarrow \mathrm{Rd}$	I UI H U N Z V C							
	$- - \updownarrow - \updownarrow \updownarrow \updownarrow \updownarrow $							
Assembly-Language Format ADD.W <eas>, Rd</eas>	H: Set to 1 if there is a carry at bit 11; otherwise cleared to 0.N: Set to 1 if the result is negative; otherwise cleared to 0.Z: Set to 1 if the result is zero; otherwise							
Operand Size Word	 cleared to 0. V: Set to 1 if an overflow occurs; otherwise cleared to 0. C: Set to 1 if there is a carry at bit 15; otherwise cleared to 0. 							

Description

This instruction adds the source operand to the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEHTOTTC	Operatius	1st byte		2nd byte		3rd byte	4th byte	States
Immediate	ADD.W	#xx:16, Rd	7	9	1	rd	IMM		2
Register direct	ADD.W	Rs, Rd	0	9	rs	rd			1

Notes

ADD (ADD Binary)

Operation	Condition Code						
$ERd + (EAs) \rightarrow ERd$	I UI H U N Z V C						
	$ - - \updownarrow - \updownarrow \updownarrow \updownarrow \updownarrow $						
Assembly-Language Format ADD.L <eas>, ERd</eas>	H: Set to 1 if there is a carry at bit 27; otherwise cleared to 0.N: Set to 1 if the result is negative; otherwise cleared to 0.						
Operand Size Longword	Z: Set to 1 if the result is zero; otherwise cleared to 0.V: Set to 1 if an overflow occurs; otherwise cleared to 0.						
	C: Set to 1 if there is a carry at bit 31; otherwise cleared to 0.						

Description

This instruction adds the source operand to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Millenionic	Operations	1st byte		2nd byte		3rd byte	4th byte	5th byte	6th byte	States
Immediate	ADD.L	#xx:32, ERd	7	А	1	0 erd		IN	IM		3
Register direct	ADD.L	ERs, ERd	0	А	1 ers	0 erd					1

Notes

2.2.2 ADDS

ADDS (ADD with Sign extension)

Operation

 $Rd + 1 \rightarrow ERd$ $Rd + 2 \rightarrow ERd$ $Rd + 4 \rightarrow ERd$

Assembly-Language Format

ADDS #1, ERd ADDS #2, ERd ADDS #4, ERd

Operand Size

Longword

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_					—		

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction adds the immediate value 1, 2, or 4 to the contents of a 32-bit register ERd (destination operand). Unlike the ADD instruction, it does not affect the condition code flags.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	WITEHTOTIC	Operatius	1st I	byte	2no	d byte	3rd byte	4th byte	States
Register direct	ADDS	#1, ERd	0	В	0	0 erd			1
Register direct	ADDS	#2, ERd	0	В	8	0 erd			1
Register direct	ADDS	#4, ERd	0	В	9	0 erd			1

Notes

Rev. 3.0, 07/00, page 51 of 320

HITACHI

Add Binary Address Data

2.2.3 ADDX

ADDX (ADD with eXtend carry)

Operation

 $Rd + (EAs) + C \rightarrow Rd$

Assembly-Language Format

ADDX <EAs>, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
	_	\updownarrow		\updownarrow	\updownarrow	\updownarrow	\Leftrightarrow

- H: Set to 1 if there is a carry at bit 3; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.

Description

This instruction adds the source operand and carry flag to the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	Witemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	ADDX	#xx:8, Rd	9	rd	IN	IM			1
Register direct	ADDX	Rs, Rd	0	Е	rs	rd			1

Notes

AND (AND logical)

 $\operatorname{Rd} \wedge (\operatorname{EAs}) \rightarrow \operatorname{Rd}$

Assembly-Language Format

AND.B <EAs>, Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_	_			\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction ANDs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEITIOTTIC	Operatius	1st I	byte	2nd	byte	3rd byte	4th byte	States
Immediate	AND.B	#xx:8, Rd	Е	rd	IN	1M			1
Register direct	AND.B	Rs, Rd	1	6	rs	rd			1

Notes

AND (AND logical)

Operation	Condition Code
$\mathrm{Rd} \wedge (\mathrm{EAs}) \rightarrow \mathrm{Rd}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format AND.W <eas>, Rd</eas>	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.
	Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size	V: Always cleared to 0.

Operand Size

Word

C: Previous value remains unchanged.

Description

This instruction ANDs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7. E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEHIOTIC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	AND.W	#xx:16, Rd	7	9	6	rd	IM	IM	2
Register direct	AND.W	Rs, Rd	6	6	rs	rd			1

Notes

AND (AND logical)

Operation

 $ERd \land (EAs) \rightarrow ERd$

Assembly-Language Format

AND.L <EAs>, ERd

Operand Size

Longword

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction ANDs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands					Inst	ructio	on Format			No. of
Mode	winemonic	Operations	1st	byte	2nd	byte	3rd	byte	4th byte	5th byte	6th byte	States
Immediate	AND.L	#xx:32, ERd	7	Α	6	0 erd			IN	IM		3
Register direct	AND.L	ERs, ERd	0	1	F	0	6	6	0 ers 0 erd			2

Notes

Rev. 3.0, 07/00, page 55 of 320

HITACHI

Logical AND

ANDC (AND Control register)

Operation

 $CCR \land \#IMM \rightarrow CCR$

Assembly-Language Format

ANDC #xx:8, CCR

Operand Size

Byte

Condition Code

_	Ι	UI	Н	U	Ν	Ζ	V	С
	\leftrightarrow	\Rightarrow	\updownarrow	\Leftrightarrow	\updownarrow	\leftrightarrow	\leftrightarrow	\updownarrow

I: Stores the corresponding bit of the result.

UI: Stores the corresponding bit of the result.

H: Stores the corresponding bit of the result.

U: Stores the corresponding bit of the result.

N: Stores the corresponding bit of the result.

Z: Stores the corresponding bit of the result.

V: Stores the corresponding bit of the result.

C: Stores the corresponding bit of the result.

Description

This instruction ANDs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instructio	on Format		No. of
Mode	Milenonie	operando	1st	byte	2nd byte	3rd byte	4th byte	States
Immediate	ANDC	#xx:8, CCR	0	6	IMM			1

Notes

ANDC (AND Control register)

Operation

 $EXR \land \#IMM \rightarrow EXR$

Assembly-Language Format

ANDC #xx:8, EXR

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_							

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction ANDs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Forr	nat		No. of
Mode	Witemonic	Operanus	1st	byte	2nd	byte	3rd	byte	4th byte	States
Immediate	ANDC	#xx:8, EXR	0	1	4	1	0	6	IMM	2

Notes

HITACHI

Logical AND with EXR

BAND (Bit AND)

Operation

 $C \land (\langle bit No. \rangle of \langle EAd \rangle) \rightarrow C$

Assembly-Language Format

BAND #xx:3, <EAd>

Operand Size

Byte

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Stores the result of the operation.

Description

This instruction ANDs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Musmould	Addressing Manageria					Instructic	Instruction Format				No. of
Mode*		Operands	1st byte 2nd byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BAND	#xx:3, Rd	7 6	0 IMM rd	p							-
Register indirect	BAND	#xx:3, @ERd 7	7 C	C 0 erd 0	0	7 6	0 WWI:0					3
Absolute address	BAND	#xx:3, @aa:8	7 E		abs	7 6	6 0:IMM 0					с
Absolute address	BAND	BAND #xx:3, @aa:16 6	9 9	-	0	0	abs	7 6	6 0:IMM 0			4
Absolute address	BAND	BAND #xx:3, @aa:32 6	9 9	m	0		a	abs		7 6	6 0:IMM 0	Ð
Note: * Th	e addressin	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addressin	ig mod€	e of the	e destinati	on operand	<ead>.</ead>		-		

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BAND (Bit AND)

Bcc (Branch conditionally)

Operation

If condition is true, then $PC + disp \rightarrow PC$ else next:

Assembly-Language Format

B<u>cc</u> disp

→ Condition field

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

If the condition specified in the condition field (cc) is true, a displacement is added to the program counter (PC) and execution branches to the resulting address. If the condition is false, the next instruction is executed. The PC value used in the address calculation is the starting address of the instruction immediately following the Bcc instruction. The displacement is a signed 8-bit or 16-bit value. The branch destination address can be located in the range from -126 to +128 bytes or -32766 to +32768 bytes from the Bcc instruction.

Mnemonic	Meaning	сс	Condition	Signed/Unsigned*
BRA (BT)	Always (true)	0000	True	
BRN (BF)	Never (false)	0001	False	
BHI	Hlgh	0010	C∨Z = 0	X > Y (unsigned)
BLS	Low or Same	0011	C∨Z = 1	$X \leq Y$ (unsigned)
BCC (BHS)	Carry Clear (High or Same)	0100	C = 0	$X \ge Y$ (unsigned)
BCS (BLO)	Carry Set (LOw)	0101	C = 1	X < Y (unsigned)
BNE	Not Equal	0110	Z = 0	$X \neq Y$ (unsigned or signed)
BEQ	EQual	0111	Z = 1	X = Y (unsigned or signed)
BVC	oVerflow Clear	1000	V = 0	
BVS	oVerflow Set	1001	V = 1	
BPL	PLus	1010	N = 0	
BMI	MInus	1011	N = 1	
BGE	Greater or Equal	1100	N⊕V = 0	$X \ge Y$ (signed)
BLT	Less Than	1101	N⊕V = 1	X < Y (signed)
BGT	Greater Than	1110	Z∨(N⊕V) = 0	X > Y (signed)
BLE	Less or Equal	1111	Z∨(N⊕V) = 1	$X \leq Y$ (signed)

Note: * If the immediately preceding instruction is a CMP instruction, X is the general register contents (destination operand) and Y is the source operand.
Bcc (Branch conditionally)

Conditional Branch

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Omenende			Ins	tructio	on Format		No. of
Mode	whemonic	Operands	1st	byte	2nd	byte	3rd byte	4th byte	States
Program-counter	BRA (BT)	d:8	4	0	di	sp			2
relative	BRA (BT)	d:16	5	8	0	0	di	sp	3
Program-counter	BRN (BF)	d:8	4	1	di	sp			2
relative	DRIN (DF)	d:16	5	8	1	0	di	sp	3
Program-counter	BHI	d:8	4	2	di	sp			2
relative	БПІ	d:16	5	8	2	0	di	sp	3
Program-counter	BLS	d:8	4	3	di	sp			2
relative	BLS	d:16	5	8	3	0	di	sp	3
Program-counter	Bcc (BHS)	d:8	4	4	di	sp			2
relative	всс (впо)	d:16	5	8	4	0	di	sp	3
Program-counter	BCS (BLO)	d:8	4	5	di	sp			2
relative	BCS (BLU)	d:16	5	8	5	0	di	sp	3
Program-counter	BNE	d:8	4	6	di	sp			2
relative	DINL	d:16	5	8	6	0	di	sp	3
Program-counter	BEQ	d:8	4	7	di	sp			2
relative	DEQ	d:16	5	8	7	0	di	sp	3
Program-counter	BVC	d:8	4	8	di	sp			2
relative	BVC	d:16	5	8	8	0	di	sp	3
Program-counter	BVS	d:8	4	9	di	sp			2
relative	DV3	d:16	5	8	9	0	di	sp	3
Program-counter	BPL	d:8	4	Α	di	sp			2
relative	BPL	d:16	5	8	Α	0	di	sp	3
Program-counter	BMI	d:8	4	В	di	sp			2
relative	DIVII	d:16	5	8	В	0	di	sp	3
Program-counter	BGE	d:8	4	С	di	sp			2
relative	BGE	d:16	5	8	С	0	di	sp	3
Program-counter	BLT	d:8	4	D	di	sp			2
relative	DLI	d:16	5	8	D	0	di	sp	3
Program-counter	BGT	d:8	4	Е	di	sp			2
relative	DGI	d:16	5	8	Е	0	di	sp	3
Program-counter	BLE	d:8	4	F	di	sp			2
relative	BLE	d:16	5	8	F	0	di	sp	3

Notes

- 1. The branch destination address must be even.
- 2. In machine language BRA, BRN, BCC, and BCS are identical to BT, BF, BHS, and BLO, respectively.

BCLR (Bit CLeaR)

Operation

 $0 \rightarrow (\langle bit No. \rangle of \langle EAd \rangle)$

Assembly-Language Format

BCLR #xx:3, <EAd> BCLR Rn, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—			—	_			

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction clears a specified bit in the destination operand to 0. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The specified bit is not tested. The condition-code flags are not altered.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7 Rn: R0L to R7L, R0H to R7H

Addressing								Instruction Format	on Format				No. of
Mode*	MINEMONIC	Operands	1st byte	oyte	2nd byte	yte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BCLR	#xx:3, Rd	2	2	0 IMM	g							~
Register indirect	BCLR	#xx:3, @ERd	7	D	0 erd	0	7 2	0 MMM 0					4
Absolute address	BCLR	#xx:3, @aa:8	7	ш	abs	(0	7 2	0 MMM 0					4
Absolute address	BCLR	#xx:3, @aa:16	9	A	-	ω	al	abs	7 2	0 IMM			5
Absolute address	BCLR	#xx:3, @aa:32	9	۲	e	ω		at	abs		7 2	0 MMM 0	9
Register direct	BCLR	Rn, Rd	9	7	E	rd							~
Register indirect	BCLR	Rn, @ERd	7	D	0 erd	0	6 2	rn 0					4
Absolute address	BCLR	Rn, @aa:8	7	ш	abs	s	6 2	rn 0					4
Absolute address	BCLR	Rn, @aa:16	9	A	+	8	al	abs	6 2	0 L			5
Absolute address	BCLR	Rn, @aa:32	9	A	3	8		at	abs		6 2	0 L	9
Note: * Th€	e addressin	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addre	ssing	mode	of th	e destinatio	on operand	<ead>.</ead>				

HITACHI

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BCLR (Bit CLeaR)

Notes

BIAND (Bit Invert AND)

Operation

 $C \land [\neg (\langle bit No. \rangle of \langle EAd \rangle)] \rightarrow C$

Assembly-Language Format

BIAND #xx:3, <EAd>

Operand Size

Byte

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Stores the result of the operation.

Description

This instruction ANDs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Execution
for
equired
tates Re
fS
umber o
and N
Format
perand

Ó

Addressing	Mucmonio	Cuciando				Instructic	Instruction Format				No. of
Mode*			1st byte	1st byte 2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BIAND	#xx:3, Rd	7 6	1 IMM rd							-
Register indirect	BIAND	#xx:3, @ERd 7 C 0 erd 0	7 C	0 erd 0	7 6	1 IMM 0					e
Absolute address	BIAND	#xx:3, @aa:8	7 E	abs	7 6	1 IMM 0					e
Absolute address	BIAND	BIAND #xx:3, @aa:16	6 A	1 0	ō	abs	7 6	1 IMM 0			4
Absolute address	BIAND	BIAND #xx:3, @aa:32 6	6 A	0 3		al	abs		7 6	6 1 IMM 0	2

The addressing mode is the addressing mode of the destination operand <EAd>. ж-Note:

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BIAND (Bit Invert AND)

BILD (Bit Invert LoaD)

Operation

 \neg (<bit No.> of <EAd>) \rightarrow C

Assembly-Language Format

BILD #xx:3, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					\Rightarrow

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Loaded with the inverse of the specified bit.

Description

This instruction loads the inverse of a specified bit from the destination operand into the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Addressing	Mecmonic	opassoo				Instruction Format	n Format				No. of
Mode*			1st byte	1st byte 2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte 8th byte	8th byte	States
Register direct	BILD	#xx:3, Rd	7 7	1 IMM							-
Register indirect	BILD	#xx:3, @ERd	7 C	7 C 0 erd 0	7 7	1 IMM 0					e
Absolute address	BILD	#xx:3, @aa:8	7 E	abs	7 7	7 1 IMM 0					ю
Absolute address	BILD	#xx:3, @aa:16	6 A	1	, ,	abs	7 7	1 IMM 0			4
Absolute address	BILD	#xx:3, @aa:32	6 A	3		at	abs		7 7	7 7 1 IMM 0	5
Note: * The	e addressin	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addressin	g mode of th	ne destinatio	on operand	<ead>.</ead>				

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BILD (Bit Invert LoaD)

2.2.11 BIOR

BIOR (Bit Invert inclusive OR)

Operation

 $C \lor [\neg (\langle bit No. \rangle of \langle EAd \rangle)] \rightarrow C$

Assembly-Language Format

BIOR #xx:3, <EAd>

Operand Size

Byte

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Stores the result of the operation.

Description

This instruction ORs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Execution
for
Required
of States
er
Numb
and
ormat
erand F
be

Ó

Addressing	Musuman					Instructio	Instruction Format				No. of
Mode*	MILIEITIONIC		1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BIOR	#xx:3, Rd	7 4	1 IMM rd							~
Register indirect	BIOR	#xx:3, @ERd 7 C 0 erd 0	7 C	0 erd 0	7 4	1 IMM 0					ო
Absolute address	BIOR	#xx:3, @aa:8	7 E	abs	7 4	1 IMM 0					e
Absolute address	BIOR	BIOR #xx:3, @aa:16	6 A	1		abs	7 4 1 IMM	1 IMM 0			4
Absolute address	BIOR	BIOR #xx:3, @aa:32 6	9 9	0 സ		ø	abs		7 4	7 4 1 IMM 0	2 2
Note: * The	e addressir	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addressir	ng mode of	the destinati	on operand	<ead>.</ead>				

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BIST (Bit Invert STore)

Operation

 $\neg C \rightarrow (\langle bit No. \rangle of \langle EAd \rangle)$

Assembly-Language Format

BIST #xx:3, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—			—	_			

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction stores the inverse of the carry flag in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data. Other bits in the destination operand remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Mode*MiteriorityDefaults1st byte2nd byte3rd byte3rd byte5th byte5th byte7th byte8th byteRegisterBIST $\#xx.3$, $@ERd$ 71 $ MM $ rd72722RegisterBIST $\#xx.3$, $@ERd$ 71 $ MM $ rd77222RegisterBIST $\#xx.3$, $@ERd$ 7D0 erd 0671 $ MM $ 072AbsoluteBIST $\#xx.3$, $@aa:8$ 7Fabs671 $ MM $ 072AbsoluteBIST $\#xx.3$, $@aa:16$ 6A18 $=abs$ 671 $ MM $ 077AbsoluteBIST $\#xx.3$, $@aa:32$ 6A38 $=abs$ 671 $ MM $ 071 $ MM $ 0AbsoluteBIST $\#xx.3$, $@aa:32$ 6A38 $=abs$ 671 $ MM $ 071 $ MM $ 0AbsoluteBIST $\#xx.3$, $@aa:32$ 6A38 $=abs$ $=abs$ 671 $ MM $ 071 $ MM $ 0	Addressing		0					Instruction Format	on Format			No. of
BIST #xx:3, Rd 6 7 1 MM rd F BIST #xx:3, @ERd 7 D 0 erd 0 6 7 1 MM 0 BIST #xx:3, @ERd 7 D 0 erd 0 6 7 1 MM 0 BIST #xx:3, @aa:8 7 F abs 6 7 1 MM 0 BIST #xx:3, @aa:16 6 A 1 8 abs 6 7 1 MM 0 BIST #xx:3, @aa:32 6 A 3 8 Abs 6 7 6 7	Mode*		Operands	1st byt	te	2nd byte				7th byte	8th byte	States
BIST #xx:3, @ERd 7 D 0 erd 0 6 7 1 iMM 0 BIST #xx:3, @aa:8 7 F abs 6 7 1 iMM 0 BIST #xx:3, @aa:8 7 F abs 6 7 1 iMM 0 BIST #xx:3, @aa:16 6 A 1 8 abs 6 7 1 iMM 0 BIST #xx:3, @aa:32 6 A 3 8 abs 6 7 6 7	Register direct	BIST	#xx:3, Rd	9	7	IMM rd						-
BIST #xx:3, @aa:8 7 F abs 6 7 1 iMM 0 BIST #xx:3, @aa:16 6 A 1 8 abs 6 7 1 iMM 0 BIST #xx:3, @aa:32 6 A 1 8 abs 6 7 1 iMM 0 BIST #xx:3, @aa:32 6 A 3 8 abs 6 7	Register indirect	BIST	#xx:3, @ERd		0		6 7	1 IMM 0				4
BIST #xx:3, @aa:16 6 A 1 8 abs 6 7 1 MM 0 BIST #xx:3, @aa:32 6 A 3 8 abs 6 7 1 MM 0	Absolute address	BIST	#xx:3, @aa:8	2	ш	abs	6 7	1 IMM 0				4
BIST #xx:3, @aa:32 6 A 3 8 abs 6 7	Absolute address	BIST	#xx:3, @aa:16	9	A	- 8	.	sq	6 7			5
	Absolute address	BIST	#xx:3, @aa:32	9	4			at	SC	6 7	1 IMM 0	6

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

HITACHI

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BIST (Bit Invert STore)

2.2.13 BIXOR

BIXOR (Bit Invert eXclusive OR)

Operation

 $C \oplus [\neg (\langle bit No. \rangle of \langle EAd \rangle)] \rightarrow C$

Assembly-Language Format

BIXOR #xx:3, <EAd>

Operand Size

Byte

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.

C: Stores the result of the operation.

Description

This instruction exclusively ORs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Mode* Internote Operation Register BIXOR #xx:3, Rd Register BIXOR #xx:3, @ER Indirect BIXOR #xx:3, @ER					Instructic	Instruction Format				No. of
tie er		1st byte	1st byte 2nd byte 3rd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
	#xx:3, Rd	7 5	1 IMM rd							-
A - 4 -	#xx:3, @ERd 7 C 0: erd 0	7 C	0 erd 0	7 5	1 IMM 0					e
Absolute BIXOR address	#xx:3, @aa:8	7 E	abs	7 5	5 1 IMM 0					ю
Absolute BIXOR address	BIXOR #xx:3, @aa:16	6 A	1 0	at	abs	7 5	1 IMM 0			4
Absolute BIXOR address	BIXOR #xx:3, @aa:32	6 A	3 0		at	abs		7 5	1 IMM 0	5

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BIXOR (Bit Invert eXclusive OR)

Rev. 3.0, 07/00, page 73 of 320

BLD (Bit LoaD)

Operation

 $(\langle Bit No. \rangle of \langle EAd \rangle) \rightarrow C$

Assembly-Language Format

BLD #xx:3, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
	_	_					\Rightarrow

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Loaded from the specified bit.

Description

This instruction loads a specified bit from the destination operand into the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Addressing	Macmonio	Macmonio				Instruction Format	n Format				No. of
Mode*		Operations	1st byte	1st byte 2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BLD	#xx:3, Rd	7 7	7 0 IMM rd							~
Register indirect	BLD	#xx:3, @ERd	7 C	7 C 0 erd 0	7 7	0 MMI 0					ю
Absolute address	BLD	#xx:3, @aa:8	7 E	abs	7 7	0 MMI 0					ю
Absolute address	BLD	#xx:3, @aa:16	6 A	1 0	al	abs	7 7	0 MMI 0			4
Absolute address	BLD	#xx:3, @aa:32	6 A	3 0		abs	S		7 7	7 7 0 IMM 0	5

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BLD (Bit LoaD)

2.2.15 BNOT

BNOT (Bit NOT)

Operation

 \neg (<bit No.> of <EAd>) \rightarrow (bit No. of <EAd>)

Assembly-Language Format

BNOT #xx:3, <EAd> BNOT Rn, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_		_			_

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction inverts a specified bit in the destination operand. The bit number is specified by 3bit immediate data or by the lower 3 bits of an 8-bit register Rn. The specified bit is not tested. The condition code remains unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7 Rn: R0L to R7L, R0H to R7H

Addressing								Instructic	Instruction Format				No. of
Mode*		Operands	1st byte	oyte	2nd byte	yte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BNOT	#xx:3, Rd	2	-	0 IMM	p							-
Register indirect	BNOT	#xx:3, @ERd	2	Δ	0 erd	0	7 1	0 MMM 0					4
Absolute address	BNOT	#xx:3, @aa:8	2	ш	abs		7 1	0 IMM 0					4
Absolute address	BNOT	#xx:3, @aa:16	9	A	~	œ	at	abs	7 1	0 MMI 0			5
Absolute address	BNOT	#xx:3, @aa:32	9	A	e	œ		at	abs		7 1	0 MMM 0	9
Register direct	BNOT	Rn, Rd	9	~	E	rd							1
Register indirect	BNOT	Rn, @ERd	7	Δ	0 erd	0	6	rn 0					4
Absolute address	BNOT	Rn, @aa:8	7	ш	abs	(0	6	n 0					4
Absolute address	BNOT	Rn, @aa:16	9	A	~	œ	at	abs	6 1	n 0			5
Absolute address	BNOT	Rn, @aa:32	9	A	e	œ		at	abs		6 1	o E	9
Note: * The	e addressin	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addre	ssing	mode	of the	e destinatic	on operand	<ead>.</ead>	•			

HITACHI

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BNOT (Bit NOT)

BOR (Bit inclusive OR)

Operation

 $C \lor (\langle bit No. \rangle of \langle EAd \rangle) \rightarrow C$

Assembly-Language Format

BOR #xx:3, <EAd>

Operand Size

Byte

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Stores the result of the operation.

Description

This instruction ORs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Addressing	Macanio	0				Instructic	Instruction Format				No. of
Mode*			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BOR	#xx:3, Rd	7 4	4 0 IMM rd							-
Register indirect	BOR	#xx:3, @ERd 7 C 0 erd 0	7 C	0 erd 0	7 4 0 IMM 0	0 IMM 0					3
Absolute address	BOR	#xx:3, @aa:8	7 E	abs	7 4	4 0 MM 0					з
Absolute address	BOR	#xx:3, @aa:16	6 A	- 0	D.	abs	7 4	4 0 IMM 0			4
Absolute address	BOR	#xx:3, @aa:32	6 A	0 %		a	abs		7 4	7 4 0 MM 0	5
Note: * The	e addressin	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addressin	g mode of th	ne destinatio	operand	<ead>.</ead>				

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BOR (Bit inclusive OR)

BSET (Bit SET)

Operation

 $1 \rightarrow (\langle bit No. \rangle of \langle EAd \rangle)$

Assembly-Language Format

BSET #xx:3, <EAd> BSET Rn, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction sets a specified bit in the destination operand to 1. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The specified bit is not tested. The condition code flags are not altered.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7 Rn: R0L to R7L, R0H to R7H

Addressing								Instruction Format	in Format				No. of
Mode*	Minemonic	Operands	1st k	1st byte	2nd byte		3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BSET	#xx:3, Rd	2	0	0 IMM r	rd							~
Register indirect	BSET	#xx:3, @ERd	2	۵	0 erd	0	7 0	0 MMI 0					4
Absolute address	BSET	#xx:3, @aa:8	2	ш	abs		7 0	0 MMI 0					4
Absolute address	BSET	#xx:3, @aa:16	9	۲	~	~	D	abs	7 0	0 MMM 0			5
Absolute address	BSET	#xx:3, @aa:32	9	۲	en e	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		at	abs		7 0	0 MMI 0	9
Register direct	BSET	Rn, Rd	9	0	۔ ۲	rd							-
Register indirect	BSET	Rn, @ERd	7	۵	0 erd (0	9	0 L					4
Absolute address	BSET	Rn, @aa:8	7	ш	abs		6 0	0 LU					4
Absolute address	BSET	Rn, @aa:16	9	۲	~		Ø	abs	6 0	n 0			5
Absolute address	BSET	Rn, @aa:32	9	۲	е С			at	abs		6	0 11	9
Note: * Th	e addressin	Note: * The addressing mode is the addressing mode of the destination operand <ead></ead>	addre	ssing	mode o	of the	destinatic	on operand	<ead>.</ead>				

HITACHI

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BSET (Bit SET)

Notes

BSR (Branch to SubRoutine)

Operation

 $PC \rightarrow @-SP$ $PC + disp \rightarrow PC$

Assembly-Language Format

BSR disp

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					_

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction branches to a subroutine at a specified address. It pushes the program counter (PC) value onto the stack as a restart address, then adds a specified displacement to the PC value and branches to the resulting address. The PC value pushed onto the stack is the address of the instruction following the BSR instruction. The displacement is a signed 8-bit or 16-bit value, so the possible branching range is -126 to +128 bytes or -32766 to +32768 bytes from the address of the BSR instruction.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Inst	uctio	n Format		No. of	f States
Mode	Milenonie	operando	1st	byte	2nd	byte	3rd byte	4th byte	Normal	Advanced
Program-counter	BSR	d:8	5	5	di	sp			3	4
relative	DOK	d:16	5	С	0	0	di	sp	4	5

Rev. 3.0, 07/00, page 82 of 320

BSR (Branch to SubRoutine)

Notes

The stack structure differs between normal mode and advanced mode. In normal mode only the lower 16 bits of the program counter are pushed onto the stack.

Ensure that the branch destination address is even.



BST (Bit STore)

Operation

 $C \rightarrow (\langle bit No. \rangle of \langle EAd \rangle)$

Assembly-Language Format

BST #xx:3, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—			—	—			

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction stores the carry flag in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data.



Available Registers

Rd: ROL to R7L, R0H to R7H ERd: ER0 to ER7

Addressing	Macanio	Macana Concernation of Concernation				Instruction Format	n Format				No. of
Mode*		Operations	1st byte	1st byte 2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BST	#xx:3, Rd	6 7	7 0 IMM rd							-
Register indirect	BST	#xx:3, @ERd	7 D	7 D 0 erd 0	6 7	0 MMM 0					4
Absolute address	BST	#xx:3, @aa:8	7 F	abs	6 7	0 MMI 0					4
Absolute address	BST	#xx:3, @aa:16	6 A	1 8	Ø	abs	6 7	0 MMI 0			5
Absolute address	BST	#xx:3, @aa:32	6 A	3 8		at	abs		6 7	7 0 IMM 0	9

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

HITACHI

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BST (Bit STore)

BTST (Bit TeST)

Operation

 \neg (<Bit No.> of <EAd>) \rightarrow Z

Assembly-Language Format

BTST #xx:3, <EAd> BTST Rn, <EAd>

Operand Size

Byte

I UI H U N Z V C

Condition Code

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Set to 1 if the specified bit is zero; otherwise cleared to 0.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction tests a specified bit in the destination operand and sets or clears the zero flag according to the result. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7 Rn: R0L to R7L, R0H to R7H

Rev. 3.0, 07/00, page 86 of 320

Addressing	Macmonio						Instructio	Instruction Format				No. of
Mode*		Operarius	1st byte	yte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BTST	#xx:3, Rd	2	n	0 IMM							~
Register indirect	BTST	#xx:3, @ERd	2	U	0 erd 0	7 3	0 MMI 0					ю
Absolute address	BTST	#xx:3, @aa:8	2	ш	abs	7 3	0 MMI 0					ю
Absolute address	BTST	#xx:3, @aa:16	Q	A	1	b	abs	7 3	0 MMM 0			4
Absolute address	BTST	#xx:3, @aa:32	9	A	3		at	abs		7 3	0 MMI 0	5
Register direct	BTST	Rn, Rd	9	ю	rd L							-
Register indirect	BTST	Rn, @ERd	2	U	0 erd 0	9	0 L					ю
Absolute address	BTST	Rn, @aa:8	7	ш	abs	6 3	m 0					3
Absolute address	BTST	Rn, @aa:16	9	A	1 0	Ø	abs	6 3	n 0			4
Absolute address	BTST	Rn, @aa:32	9	A	3 0		at	abs		6 3	rn 0	5
Note: * The	e addressin	Note: $*$ The addressing mode is the addressing mode of the destination operand <ead></ead>	addres	sing	mode of t	he destinatic	on operand	<ead>.</ead>				

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Bit Test

BTST (Bit TeST)

BXOR (Bit eXclusive OR)

Operation

 $C \oplus (\langle bit No. \rangle of \langle EAd \rangle) \rightarrow C$

Assembly-Language Format

BXOR #xx:3, <EAd>

Operand Size

Byte

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Stores the result of the operation.

Description

This instruction exclusively ORs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H ERd: ER0 to ER7

Executio
ed for
Requir
States I
er of
Numb
at and
Forma
Operand

n

Addressing	Macmonio	- Concrete				Instruction Format	on Format				No. of
Mode*			1st byte	1st byte 2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BXOR	#xx:3, Rd	7 5	5 0 IMM rd							-
Register indirect	BXOR	#xx:3, @ERd 7 C 0 erd 0	7 C	0 erd 0	7 5	0 MMM 0					e
Absolute address	BXOR	#xx:3, @aa:8	7 E	abs	7 5	5 0:IMM 0					e
Absolute address	BXOR	#xx:3, @aa:16	6 A	1 0	9 	abs	7 5	0 IMM 0			4
Absolute address	BXOR	BXOR #xx:3, @aa:32	6 A	3 0		at	abs		7 5	5 0 IMM 0	5

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

BXOR (Bit eXclusive OR)

2.2.22 CLRMAC

CLRMAC (CLeaR MAC register)

Operation

 $0 \rightarrow MACH, MACL$

Assembly-Language Format

CLRMAC

Operand Size

Initialize Multiply-Accumulate Register

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction simultaneously clears registers MACH and MACL.

It is supported only by the H8S/2600 CPU.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	Witemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
—	CLRMAC	—	0 1	A 0			2*

Note: * A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

Execution of this instruction also clears the overflow flag in the multiplier to 0.

Rev. 3.0, 07/00, page 90 of 320

CMP (CoMPare)

Operation

Rd – (EAs), set/clear CCR

Assembly-Language Format

CMP.B <EAs>.Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_	_	\$		\updownarrow	\updownarrow	\updownarrow	\updownarrow

- H: Set to 1 if there is a borrow at bit 3: otherwise cleared to 0
- N: Set to 1 if the result is negative; otherwise cleared to 0
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs: otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0.

Description

This instruction subtracts the source operand from the contents of an 8-bit register Rd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 8-bit register Rd remain unchanged.

Available Registers

Rd: R0L to R7L. R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEHTOTTC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	CMP.B	#xx:8, Rd	А	rd	IN	1M			1
Register direct	CMP.B	Rs, Rd	1	С	rs	rd			1

Notes

HITACHI

Compare

CMP (CoMPare)

Rd – (EAs), set/clear CCR

Assembly-Language Format

CMP.W <EAs>, Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_		\updownarrow		\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- H: Set to 1 if there is a borrow at bit 11; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 15; otherwise cleared to 0.

Description

This instruction subtracts the source operand from the contents of a 16-bit register Rd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 16-bit register Rd remain unchanged.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	WITEHIOTIC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	CMP.W	#xx:16, Rd	7	9	2	rd	IM	М	2
Register direct	CMP.W	Rs, Rd	1	D	rs	rd			1

Notes

CMP (CoMPare)

Operation

ERd – (EAs), set/clear CCR

Assembly-Language Format

CMP.L <EAs>, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_	_	\$		\updownarrow	\updownarrow	\updownarrow	\updownarrow

- H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 31; otherwise cleared to 0.

Description

This instruction subtracts the source operand from the contents of a 32-bit register ERd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 32-bit register ERd remain unchanged.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands					Instructio	n Format			No. of
Mode	Witterfiorfic	Operatios	1st	byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	States
Immediate	CMP.L	#xx:32, ERd	7	А	2	0 erd		IN	1M		3
Register direct	CMP.L	ERs, ERd	1	F	1 ers	0 erd					1

Notes

Rev. 3.0, 07/00, page 93 of 320

HITACHI

Compare

DAA (Decimal Adjust Add)

Operation **Condition** Code Rd (decimal adjust) \rightarrow Rd UП н U Ν Z C T ↑ * ↑ <u>↑</u> H: Undetermined (no guaranteed value). Assembly-Language Format N: Set to 1 if the adjusted result is negative; DAA Rd otherwise cleared to 0 Z: Set to 1 if the adjusted result is zero; otherwise cleared to 0. V: Undetermined (no guaranteed value). **Operand Size** C: Set to 1 if there is a carry at bit 7; Byte otherwise left unchanged.

Description

Given that the result of an addition operation performed by an ADD.B or ADDX instruction on 4-bit BCD data is contained in an 8-bit register Rd and the carry and half-carry flags, the DAA instruction adjusts the contents of the 8-bit register Rd (destination operand) by adding H'00, H'06, H'60, or H'66 according to the table below.

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecimal)	C Flag after Adjustment
0	0 to 9	0	0 to 9	00	0
0	0 to 8	0	A to F	06	0
0	0 to 9	1	0 to 3	06	0
0	A to F	0	0 to 9	60	1
0	9 to F	0	A to F	66	1
0	A to F	1	0 to 3	66	1
1	1 to 2	0	0 to 9	60	1
1	1 to 2	0	A to F	66	1
1	1 to 3	1	0 to 3	66	1

Rev. 3.0, 07/00, page 94 of 320

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	Witemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	DAA	Rd	0	F	0	rd			1

Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

DAS (Decimal Adjust Subtract)

Operation

Rd (decimal adjust) \rightarrow Rd

Assembly-Language Format

DAS Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—		*		\Leftrightarrow	\Leftrightarrow	*	0

- H: Undetermined (no guaranteed value).
- N: Set to 1 if the adjusted result is negative; otherwise cleared to 0.
- Z: Set to 1 if the adjusted result is zero; otherwise cleared to 0.
- V: Undetermined (no guaranteed value).
- C: Previous value remains unchanged.

Description

Given that the result of a subtraction operation performed by a SUB.B, SUBX.B, or NEG.B instruction on 4-bit BCD data is contained in an 8-bit register Rd and the carry and half-carry flags, the DAS instruction adjusts the contents of the 8-bit register Rd (destination operand) by adding H'00, H'FA, H'A0, or H'9A according to the table below.

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecimal)	C Flag after Adjustment
0	0 to 9	0	0 to 9	00	0
0	0 to 8	1	6 to F	FA	0
1	7 to F	0	0 to 9	A0	1
1	6 to F	1	6 to F	9A	1

Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Witterfiorfic	operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	DAS	Rd	1	F	0	rd			1

Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

2.2.26 (1) DEC (B)

DEC (DECrement)

Operation	Condition Code
$Rd - 1 \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format DEC.B Rd	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.
	Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size Byte	V: Set to 1 if an overflow occurs; otherwise cleared to 0.
byte	C: Previous value remains unchanged.

Description

This instruction decrements an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Milenonie	1st byte		byte	2nd byte		3rd byte	4th byte	States
Register direct	DEC.B	Rd	1	А	0	rd			1

Notes

An overflow is caused by the operation $H'80 - 1 \rightarrow H'7F$.

Rev. 3.0, 07/00, page 98 of 320

2.2.26 (2) DEC (W)

DEC (DECrement)

Operation

 $Rd - 1 \rightarrow Rd$ $Rd - 2 \rightarrow Rd$

Assembly-Language Format

DEC.W #1, Rd DEC.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	\updownarrow	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	No. of			
Mode	WITEHTOTTC	Operatius	1st byte		2nd	byte	3rd byte	4th byte	States
Register direct	DEC.W	#1, Rd	1	В	5	rd			1
Register direct	DEC.W	#2, Rd	1	В	D	rd			1

Notes

An overflow is caused by the operations H'8000 – 1 \rightarrow H'7FFF, H'8000 – 2 \rightarrow H'7FFE, and H'8001 – 2 \rightarrow H'7FFF.

Rev. 3.0, 07/00, page 99 of 320

HITACHI

Decrement

DEC (DECrement)

Operation

 $ERd - 1 \rightarrow ERd$ $ERd - 2 \rightarrow ERd$

Assembly-Language Format

DEC.L #1, ERd DEC.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
	_	_		\Leftrightarrow	\Rightarrow	\Leftrightarrow	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	structio	on Format	No. of	
Mode	winemonic	Operatius	1st byte		2nc	d byte	3rd byte	4th byte	States
Register direct	DEC.L	#1, ERd	1	В	7	0 erd			1
Register direct	DEC.L	#2, ERd	1	В	F	0 erd			1

Notes

An overflow is caused by the operations H'80000000 – 1 \rightarrow H'7FFFFFFF, H'80000000 – 2 \rightarrow H'7FFFFFFE, and H'80000001 – 2 \rightarrow H'7FFFFFFF.

2.2.27 (1) **DIVXS** (B)

DIVXS (DIVide eXtend as Signed)

Operation

 $Rd \div Rs \rightarrow Rd$

Assembly-Language Format

DIVXS.B Rs, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow		_

- H: Previous value remains unchanged.
- N: Set to 1 if the quotient is negative; otherwise cleared to 0.
- Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction divides the contents of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. The division is signed. The operation performed is 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd. The sign of the remainder matches the sign of the dividend.



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format							No. of	
	Willemonic	Operanus	1st I	byte	2nd	byte	3rd	byte	4th	byte	States
Register direct	DIVXS.B	Rs, Rd	0	1	D	0	5	1	rs	rd	13

Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

2.2.27 (2) DIVXS (W)

DIVXS (DIVide eXtend as Signed)

Operation

 $ERd \div Rs \rightarrow ERd$

Assembly-Language Format

DIVXS.W Rs, ERd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—	_			\updownarrow	\updownarrow		

- H: Previous value remains unchanged.
- N: Set to 1 if the quotient is negative; otherwise cleared to 0.
- Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction divides the contents of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) and stores the result in the 32-bit register ERd. The division is signed. The operation performed is 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 16 bits (Ed). The sign of the remainder matches the sign of the dividend.



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

ERd: ER0 to ER7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format								No. of
	winemonic	Operanus	1st	byte	2nd	byte	3rd	byte	4th	byte	States
Register direct	DIVXS.W	Rs, ERd	0	1	D	0	5	3	rs	0 erd	21

Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

2.2.28 (1) DIVXU (B)

DIVXU (DIVide eXtend as Unsigned)

Operation

 $Rd \div Rs \rightarrow Rd$

Assembly-Language Format

DIVXU.B Rs, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow		

- H: Previous value remains unchanged.
- N: Set to 1 if the divisor is negative; otherwise cleared to 0.
- Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction divides the contents of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. The division is unsigned. The operation performed is 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd.



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0L to R7L, R0H to R7H

DIVXU (DIVide eXtend as Unsigned)

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Milenonie	operando	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	DIVXU.B	Rs, Rd	5	1	rs	rd			12

Notes

2.2.28 (2) DIVXU (W)

DIVXU (DIVide eXtend as Unsigned)

Operation

 $ERd \div Rs \rightarrow ERd$

Assembly-Language Format

DIVXU.W Rs, ERd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_		\updownarrow	\updownarrow		

- H: Previous value remains unchanged.
- N: Set to 1 if the divisor is negative; otherwise cleared to 0.
- Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction divides the contents of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source register) and stores the result in the 32-bit register ERd. The division is unsigned. The operation performed is 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 16 bits of (Ed).



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

ERd: ER0 to ER7 Rs: R0 to R7, E0 to E7

DIVXU (DIVide eXtend as Unsigned)

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of	
Mode	Witterfiorfic	Operanus	1st byte		2nc	l b	yte	3rd byte	4th byte	States
Register direct	DIVXU.W	Rs, ERd	5	3	rs	С	erd			20

Notes

2.2.29 (1) EEPMOV (B)

EEPMOV (MOVe data to EEPROM)

Operation

if R4L \neq 0 then repeat @ER5+ \rightarrow @ER6+ R4L - 1 \rightarrow R4L until R4L = 0 else next;

Assembly-Language Format

EEPMOV.B

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—							

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction performs a block data transfer. It moves data from the memory location specified in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4L, and repeats these operations until R4L reaches zero. Execution then proceeds to the next instruction. The data transfer is performed a byte at a time, with R4L indicating the number of bytes to be transferred. The byte symbol in the assembly-language format designates the size of R4L (and limits the maximum number of bytes that can be transferred to 255). No interrupts are detected while the block transfer is in progress.

When the EEPMOV.B instruction ends, R4L contains 0 (zero), and ER5 and ER6 contain the last transfer address + 1.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	monic Operands		Instruction Format						
Mode	operatios	1st byte	2nd byte	3rd byte	4th byte	States				
_	EEPMOV.B		7 B	5 C	59	8 F	4 + 2n*			

Note: * n is the initial value of R4L. Although n bytes of data are transferred, 2(n + 1) data accesses are performed, requiring 2(n + 1) states. (n = 0, 1, 2, ..., 255).

Notes

This instruction first reads the memory locations indicated by ER5 and ER6, then carries out the block data transfer.

Rev. 3.0, 07/00, page 109 of 320

HITACHI

Block Data Transfer

2.2.29 (2) EEPMOV (W)

EEPMOV (MOVe data to EEPROM)

Operation

if $R4 \neq 0$ then repeat @ER5+ \rightarrow @ER6+ $R4 - 1 \rightarrow R4$ until R4 = 0 else next;

Assembly-Language Format

EEPMOV.W

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction performs a block data transfer. It moves data from the memory location specified in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4, and repeats these operations until R4 reaches zero. Execution then proceeds to the next instruction. The data transfer is performed a byte at a time, with R4 indicating the number of bytes to be transferred. The word symbol in the assembly-language format designates the size of R4 (allowing a maximum 65535 bytes to be transferred). All interrupts are detected while the block transfer is in progress.

If no interrupt occurs while the EEPMOV.W instruction is executing, when the EEPMOV.W instruction ends, R4 contains 0 (zero), and ER5 and ER6 contain the last transfer address + 1.

If an interrupt occurs, interrupt exception handling begins after the current byte has been transferred. R4 indicates the number of bytes remaining to be transferred. ER5 and ER6 indicate the next transfer addresses. The program counter value pushed onto the stack in interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction.

See the note on EEPMOV.W instruction and interrupt.

HITACHI

Block Data Transfer

EEPMOV (MOVe data to EEPROM)

Operand Format and Number of States Required for Execution

Addressing	ddressing Mnemonic	Operands		Instruction Format							
Mode	de Minemonic Operands		1st	byte	2nd	byte	3rd	byte	4th	byte	States
	EEPMOV.W		7	В	D	4	5	9	8	F	4 + 2n*

Note: * n is the initial value of R4. Although n bytes of data are transferred, 2(n + 1) data accesses are performed, requiring 2(n + 1) states. (n = 0, 1, 2, ..., 65535).

Notes

This instruction first reads memory at the addresses indicated by ER5 and ER6, then carries out the block data transfer.

EEPMOV.W Instruction and Interrupt

If an interrupt request occurs while the EEPMOV.W instruction is being executed, interrupt exception handling is carried out after the current byte has been transferred. Register contents are then as follows:

- ER5: address of the next byte to be transferred
- ER6: destination address of the next byte
- R4: number of bytes remaining to be transferred

The program counter value pushed on the stack in interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction. Programs should be coded as follows to allow for interrupts during execution of the EEPMOV.W instruction.

Example:

Ll: EEPMOV.W MOV.W R4,R4 BNE L1

Interrupt requests other than NMI are not accepted if they are masked in the CPU.

During execution of the EEPMOV.B instruction no interrupts are accepted, including NMI.

Rev. 3.0, 07/00, page 111 of 320

2.2.30 (1) EXTS (W)

EXTS (EXTend as Signed)

Operation	Condition Code
$(<\text{Bit 7}> \text{ of Rd}) \rightarrow (<\text{bits 15 to 8}> \text{ of Rd})$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format EXTS.W Rd	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size Word	V: Always cleared to 0.C: Previous value remains unchanged.

Description

This instruction copies the sign of the lower 8 bits in a 16-bit register Rd in the upward direction (copies Rd bit 7 to bits 15 to 8) to extend the data to signed word data.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	witternottic	onic Operands	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	EXTS.W	Rd	1 7	D rd			1

Notes

Rev. 3.0, 07/00, page 112 of 320

2.2.30 (2) EXTS (L)

EXTS (EXTend as Signed)

Sign Extension

Operation	Condition Code					
$(<$ Bit 15> of ERd) \rightarrow $(<$ bits 31 to 16> of ERd)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.					
	Z: Set to 1 if the result is zero; otherwise cleared to 0.					
Operand Size	V: Always cleared to 0.C: Previous value remains unchanged.					
Longword						

Description

This instruction copies the sign of the lower 16 bits in a 32-bit register ERd in the upward direction (copies ERd bit 15 to bits 31 to 16) to extend the data to signed longword data.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	n Format		No. of		
Mode	whenonic Opera	Operanus	1st byte	2nd byte	3rd byte	4th byte	States		
Register direct	EXTS.L	ERd	1 7	F 0 erd			1		

Notes

2.2.31 (1) EXTU(W)

EXTU (EXTend as Unsigned)

Operation	Condition Code
$0 \rightarrow (< bits 15 \text{ to } 8 > of \text{ Rd})$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	 H: Previous value remains unchanged. N: Always cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. V: Always cleared to 0.
Operand Size	C: Previous value remains unchanged.

Word

Description

This instruction extends the lower 8 bits in a 16-bit register Rd to word data by padding with zeros. That is, it clears the upper 8 bits of Rd (bits 15 to 8) to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			No. of		
	Millenionic	operando	1st byte	2nd byte	3rd byte 4th byte		States
Register direct	EXTU.W	Rd	1 7	5 rd			1

Notes

Rev. 3.0, 07/00, page 114 of 320

2.2.31 (2) EXTU (L)

EXTU (EXTend as Unsigned)

Operation

 $0 \rightarrow (<$ bits 31 to 16> of ERd)

Assembly-Language Format

EXTU.L ERd

Operand Size

Longword

Description

This instruction extends the lower 16 bits (general register Rd) in a 32-bit register ERd to longword data by padding with zeros. That is, it clears the upper 16 bits of ERd (bits 31 to 16) to 0.

Condition Code

T

UIHUNZV

N: Always cleared to 0.

cleared to 0. V: Always cleared to 0.

 $0 \uparrow \uparrow \downarrow 0$

H: Previous value remains unchanged.

C: Previous value remains unchanged.

Z: Set to 1 if the result is zero: otherwise



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			In	structio	n Format		No. of
	Milenonic	Operanus	1st I	byte	2no	d byte	3rd byte	4th byte	States
Register direct	EXTU.L	ERd	1	7	7	0 erd			1

Notes

Zero Extension

2.2.32 (1) INC (B)

INC (INCrement)

Operation	Condition Code
$Rd + 1 \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.
	Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size	V: Set to 1 if an overflow occurs; otherwise cleared to 0.
Byte	C: Previous value remains unchanged.

Description

This instruction increments an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			No. of				
	WITEHIOTIC	Operanus	1st	byte	2nd byte		3rd byte 4th byte		States
Register direct	INC.B	Rd	0	А	0	rd			1

Notes

An overflow is caused by the operation $H'7F + 1 \rightarrow H'80$.

Rev. 3.0, 07/00, page 116 of 320

2.2.32 (2) INC (W)

INC (INCrement)

Operation

 $Rd + 1 \rightarrow Rd$ $Rd + 2 \rightarrow Rd$

Assembly-Language Format

INC.W #1, Rd INC.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	\updownarrow	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction adds the immediate value 1 or 2 to the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	structio	on Format		No. of		
Mode	WITEHTOTTC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States		
Register direct	INC.W	#1, Rd	0	В	5	rd			1		
Register direct	INC.W	#2, Rd	0	В	D	rd			1		

Notes

An overflow is caused by the operations H'7FFF + 1 \rightarrow H'8000, H'7FFF + 2 \rightarrow H'8001, and H'7FFE + 2 \rightarrow H'8000.

HITACHI

Rev. 3.0, 07/00, page 117 of 320

Increment

2.2.32 (3) INC (L)

INC (INCrement)

Operation

 $ERd + 1 \rightarrow ERd$ $ERd + 2 \rightarrow ERd$

Assembly-Language Format

INC.L #1, ERd INC.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\Leftrightarrow	\updownarrow	\Leftrightarrow	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction adds the immediate value 1 or 2 to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	stru	ictio	n Format		No. of
Mode	WITEHIOTIC	Operanus	1st	byte	2nc	d by	te	3rd byte	4th byte	States
Register direct	INC.L	#1, ERd	0	В	7	0	erd			1
Register direct	INC.L	#2, ERd	0	В	F	0	erd			1

Notes

An overflow is caused by the operations H'7FFFFFF + 1 \rightarrow H'80000000, H'7FFFFFFF + 2 \rightarrow H'80000001, and H'7FFFFFFE + 2 \rightarrow H'80000000.

JMP (JuMP)

Operation

Effective address \rightarrow PC

Assembly-Language Format

JMP <EA>

Operand Size

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_	_						—

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction branches unconditionally to a specified effective address.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instructio	on Format	rmat No. of States				
Mode	Milenone	Operands	1st	byte	2nd byte	3rd byte	Normal	Advanced			
Register indirect	JMP	@ERn	5	9	0 ern 0			2			
Absolute address	JMP	@aa:24	5	Α		abs		:	3		
Memory indirect	JMP	@@aa:8	5	В	abs			4	5		

Notes

The structure of the branch address and the number of states required for execution differ between normal mode and advanced mode.

Ensure that the branch destination address is even.

Rev. 3.0, 07/00, page 119 of 320

HITACHI

Unconditional Branch

JSR (Jump to SubRoutine)

Jump to Subroutine

Operation

 $PC \rightarrow @-SP$ Effective address $\rightarrow PC$

Assembly-Language Format

JSR <EA>

Operand Size

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction pushes the program counter onto the stack as a return address, then branches to a specified effective address. The program counter value pushed onto the stack is the address of the instruction following the JSR instruction.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instructio	on Format	No. of States		
Mode	winemonic	Operatios	1st	byte	2nd byte	3rd byte	4th byte	Normal	Advanced
Register indirect	JSR	@ERn	5	D	0 ern 0			3	4
Absolute address	JSR	@aa:24	5	Е		abs		4	5
Memory indirect	JSR	@@aa:8	5	F	abs			4	6

JSR (Jump to SubRoutine)

Notes

The stack structure differs between normal mode and advanced mode. In normal mode only the lower 16 bits of the program counter are pushed onto the stack.

Ensure that the branch destination address is even.



2.2.35 (1) LDC (B)

LDC (LoaD to Control register)

Operation	Cor	nditio	on Co	ode							
$\langle EAs \rangle \rightarrow CCR$		Ι	UI	Н	U	Ν	Ζ	v	С		
		\uparrow	\uparrow	\$	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow		
Assembly-Language Format	I: Loaded from the corresponding bit in the										
LDC.B <eas>, CCR</eas>	source operand. H: Loaded from the corresponding bi source operand.										
Operand Size	N: Loaded from the corresponding bit in the source operand.										
Byte	Z:		ded fi ce op			orres	pond	ling l	oit in t	the	
	V:		ded fi ce op			orres	ponc	ling l	oit in t	the	
	C:	Load	ded fi	rom	the c	orres	ponc	ling l	oit in t	the	

Description

This instruction loads the source operand contents into the condition-code register (CCR).

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

source operand.

Available Registers

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEHIOTIC	Operations	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	LDC.B	#xx:8, CCR	0	7	IN	1M			1
Register direct	LDC.B	Rs, CCR	0	3	0	rs			1

Notes

Rev. 3.0, 07/00, page 122 of 320

2.2.35 (2) LDC (B)

LDC (LoaD to Control register)

Operation

 $\langle EAs \rangle \rightarrow EXR$

Assembly-Language Format

LDC.B <EAs>, EXR

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_							

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction loads the source operand contents into the extended control register (EXR).

No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Available Registers

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEITIOTTIC	Operations	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	LDC.B	#xx:8, EXR	0	1	4	1	0 7	IMM	2
Register direct	LDC.B	Rs, EXR	0	3	1	rs			1

Notes

Rev. 3.0, 07/00, page 123 of 320

2.2.35 (3) LDC (W)

LDC (LoaD to Control register)

Operation	Condition Code
$(EAs) \rightarrow CCR$	IUIHUNZVC \updownarrow \updownarrow \updownarrow \updownarrow \updownarrow \updownarrow \updownarrow \updownarrow \updownarrow \downarrow
Assembly-Language Format LDC.W <eas>, CCR</eas>	 I: Loaded from the corresponding bit in the source operand. II: Loaded from the corresponding bit in the
	H: Loaded from the corresponding bit in the source operand.N: Loaded from the corresponding bit in the
Operand Size Word	source operand.Z: Loaded from the corresponding bit in the source operand.
	V: Loaded from the corresponding bit in the source operand.C: Loaded from the corresponding bit in the source operand.

Description

This instruction loads the source operand contents into the condition-code register (CCR). Although CCR is a byte register, the source operand is word size. The contents of the even address are loaded into CCR.

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Available Registers ERs: ER0 to ER7

Rev. 3.0, 07/00, page 124 of 320

Operand Format and Number of States Required for Execution

Addressing										Instruction Format	n Format					No. of
Mode	MINETTIONIC	Operands	1st byte		2nd byte 3rd byte	3rc	l byte		4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte States	States
Register indirect	LDC.W	@ERs, CCR	0	.	4	9	ര	0:ers	0							e
Register indirect with	LDC.W	@(d:16, ERs), CCR 0	0	-	4	9	ш.	0 ers	0	di	disp					4
displace- ment	LDC.W	@(d:32, ERs), CCR 0		-	4	7	∞	0 ers	0	B	2 0		q	disp		9
Register indirect with post- increment	LDC.W	@ERs+, CCR	o		4 0	9	۵	0. ers	0							4
Absolute	LDC.W	@aa:16, CCR	0	-	4 0	9	۵	0	0	ច	abs					4
address	LDC.W	@aa:32, CCR	0	-	4	9	<u> </u>	N	0		ŋ	abs				5

Notes

LDC (LoaD to Control register)

HITACHI

Rev. 3.0, 07/00, page 125 of 320

2.2.35 (4) LDC (W)

LDC (LoaD to Control register)

Operation

 $(EAs) \rightarrow EXR$

Assembly-Language Format

LDC.W <EAs>, EXR

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_		_					_

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction loads the source operand contents into the extended control register (EXR). Although EXR is a byte register, the source operand is word size. The contents of the even address are loaded into EXR.

No interrupt requests, including NMI, are accepted for three states after execution of this instruction

Available Registers

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing										Instructio	Instruction Format					No. of
Mode	Mnemonic	Operands	1st byte		2nd byte	3ro	3rd byte		yte	4th byte 5th byte	6th byte	7th byte	8th byte	9th byte	9th byte 10th byte	States
Register indirect	LDC.W	@ERs, EXR	0	-	4	9	ര	0:ers 0	0							m
Register indirect with	LDC.W	@(d:16, ERs), EXR	0	+	4	9	ш.	0 ers	0	ğ	disp					4
displace- ment	LDC.W	@(d:32, ERs), EXR	0	-	4	2	∞	0 ers	0	В 9	2		Ū	disp		9
Register indirect with post- increment	LDC.W	@ERs+, EXR	0	-	4	9	۵	0. ers	0							4
Absolute	LDC.W	@aa:16, EXR	0	1	4 1	9	В	0	0	a	abs					4
address	LDC.W	@aa:32, EXR	0	-	4	9	۵	0	0			abs				5

Notes

LDC (LoaD to Control register)

Load EXR

LDM (LoaD to Multiple registers)

Operation

 $@SP+ \rightarrow ERn$ (register list)

Assembly-Language Format

LDM.L @SP+, <register list>

Operand Size

Longword

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction restores data saved on the stack to a specified list of registers. Registers are restored in descending order of register number.

Two, three, or four registers can be restored by one LDM instruction. The following ranges can be specified in the register list.

Two registers:ER0-ER1, ER2-ER3, ER4-ER5, or ER6-ER7Three registers:ER0-ER2 or ER4-ER6Four registers:ER0-ER3 or ER4-ER7

Available Registers

ERn: ER0 to ER7

LDM (LoaD to Multiple registers)

Restore Data from Stack

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			I	nstructio	on Forma	t			No. of
Mode	winemonic	Operations	1st	byte	2nd	byte	3rd	byte	4tl	h byte	States
_	LDM.L	@SP+, (ERn–ERn+1)	0	1	1	0	6	D	7	0 ern+1	7
_	LDM.L	@SP+, (ERn–ERn+2)	0	1	2	0	6	D	7	0 ern+2	9
_	LDM.L	@SP+, (ERn-ERn+3)	0	1	3	0	6	D	7	0 ern+3	11

Notes

2.2.37 LDMAC

LDMAC (LoaD to MAC register)

Operation

 $ERs \rightarrow MACH$
or
 $ERs \rightarrow MACL$

Assembly-Language Format

LDMAC ERs, MAC register

Load MAC Register

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_	_	_					

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Operand Size

Longword

Description

This instruction moves the contents of a general register to a multiply-accumulate register (MACH or MACL). If the transfer is to MACH, only the lowest 10 bits of the general register are transferred.

Supported only by the H8S/2600 CPU.

Available Registers

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	stru	ctio	n Format		No. of
Mode	winemonic	Operations	1st	byte	2nd	byt	e	3rd byte	4th byte	States
Register direct	LDMAC	ERs, MACH	0	3	2	0 0	ers			2*
Register direct	LDMAC	ERs, MACL	0	3	3	0 0	ers			2*

Note: * A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

Execution of this instruction clears the overflow flag in the multiplier to 0.

Rev. 3.0, 07/00, page 130 of 320

2.2.38 MAC

MAC (Multiply and ACcumulate)

Operation

 $(EAn) \times (EAm) + MAC$ register \rightarrow MAC register ERn $+ 2 \rightarrow ERn$ ERm $+ 2 \rightarrow ERm$

Assembly-Language Format

MAC @ERn+, @ERm+

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				*	*	*	

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction performs signed multiplication on two 16-bit operands at addresses given by the contents of general registers ERn and ERm, adds the 32-bit product to the contents of the MAC register, and stores the sum in the MAC register. After this operation, ERn and ERm are both incremented by 2.

The operation can be carried out in saturating or non-saturating mode, depending on the MACS bit in a system control register. (SYSCR)

See the relevant hardware manual for further information.

In non-saturating mode, MACH and MACL are concatenated to store a 42-bit result. The value of bit 41 is copied into the upper 22 bits of MACH as a sign extension.

In saturating mode, only MACL is valid, and the result is limited to the range from H'80000000 (minimum value) to H'7FFFFFF (maximum value). If the result overflows in the negative direction, H'80000000 (the minimum value) is stored in MACL. If the result overflows in the positive direction, H'7FFFFFFF (the maximum value) is stored in MACL. The LSB of the MACH register indicates the status of the overflow flag (V-MULT) in the multiplier. Other bits retain their previous contents.

This instruction is supported only by the H8S/2600 CPU.

Rev. 3.0, 07/00, page 131 of 320

HITACHI

Multiply and Accumulate

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			I	nstructio	on Forma	t					No. of
Mode	winemonic	Operands	1st I	byte	2nd	byte	3rd	byte		4th	byt	e	States
Register indirect with post-increment	MAC	@ERn+, @ERm+	0	1	6	0	6	D	0	ern	0	erm	4

Notes

- 1. Flags (N, Z, V) indicating the result of the MAC instruction can be set in the condition-code register (CCR) by the STMAC instruction.
- 2. If ERn and ERm are the same register, the execution addresses are ERn and ERn + 2. After execution, the value of ERn is ERn + 4.
- 3. If MACS is modified during execution of a MAC instruction, the result cannot be guaranteed. It is essential to wait for at least three states after a MAC instruction before modifying MACS.

Further Explanation of Instructions Using Multiplier

1. Modification of flags

The multiplier has N-MULT, Z-MULT, and V-MULT flags that indicate the results of MAC instructions. These flags are separated from the condition-code register (CCR). The values of these flags can be set in the N, Z, and V flags of the CCR only by the STMAC instruction.

N-MULT and Z-MULT are modified only by MAC instructions. V-MULT retains a value indicating whether an overflow has occurred in the past, until it is cleared by execution of the CLRMAC or LDMAC instruction.

The setting and clearing conditions for these flags are given below.

• N-MULT (negative flag)

Saturating mode	Set when bit 31 of register MACL is set to 1 by execution of a MAC instruction
	Cleared when bit 31 of register MACL is cleared to 0 by execution of a MAC instruction
Non-saturating mode	Set when bit 41 of register MACH is set to 1 by execution of a MAC instruction
	Cleared when bit 41 of register MACH is cleared to 0 by execution of a MAC instruction
MAC (Multiply and ACcumulate)

• Z-MULT (zero flag)

Saturating mode	Set when register MACL is cleared to 0 by execution of a MAC instruction
	Cleared when register MACL is not cleared to 0 by execution of a MAC instruction
Non-saturating mode	Set when registers MACH and MACL are both cleared to 0 by execution of a MAC instruction
	Cleared when register MACH or MACL is not cleared to 0 by execution of a MAC instruction

• V-MULT (overflow flag)

Saturating mode	Set when the result of the MAC instruction overflows the range from H'80000000 (minimum) to H'7FFFFFFF (maximum)
	Cleared when a CLRMAC or LDMAC instruction is executed
	Note: Not cleared when the result of the MAC instruction is within the above range
Non-saturating mode	Set when the result of the MAC instruction overflows the range from H'200000000000 (minimum) to H'1FFFFFFFFFFFFFF (maximum)
	Cleared when a CLRMAC or LDMAC instruction is executed
	Note: Not cleared when the result of the MAC instruction is within the above range

The N-MULT, Z-MULT, and V-MULT flags are not modified by switching between saturating and non-saturating modes, or by execution of a multiply instruction (MULXU or MULXS).

2. Example

CLRMAC

MAC	@ER1+,@ER2+		
MAC	@ER1+,@ER2+	←	Overflow occurs
:			
MAC	@ER1+,@ER2+	←	Result = 0
NOP			
STMAC	MACH, ER3	←	CCR (N = 0, Z = 1, V = 1)
CLRMAC	2		
STMAC	MACH,ER3	←	CCR (N = 0, Z = 1, V = 0)

2.2.39 (1) MOV (B)

MOV (MOVe data)

Operation	Condition Code
$Rs \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format MOV.B Rs, Rd	 H: Previous value remains unchanged. N: Set to 1 if the transferred data is negative; otherwise cleared to 0. Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
Operand Size Byte	V: Always cleared to 0. C: Previous value remains unchanged.

Description

This instruction transfers one byte of data from an 8-bit register Rs to an 8-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rs: R0L to R7L, R0H to R7H Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	Witterfiorfic	Operanus	1st I	byte	2nd	byte	3rd byte	4th byte	States
Register direct	MOV.B	Rs, Rd	0	С	rs	rd			1

Notes

2.2.39 (2) MOV (W)

MOV (MOVe data)

Operation	Condition Code
$Rs \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format MOV.W Rs, Rd	 H: Previous value remains unchanged. N: Set to 1 if the transferred data is negative; otherwise cleared to 0. Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
Operand Size	V: Always cleared to 0. C: Previous value remains unchanged.

Word

Description

This instruction transfers one word of data from a 16-bit register Rs to a 16-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	Milenonie	operando	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	MOV.W	Rs, Rd	0 D	rs rd			1

Notes

Rev. 3.0, 07/00, page 135 of 320

2.2.39 (3) MOV (L)

MOV (MOVe data)

Operation	Condition Code
$ERs \rightarrow ERd$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format MOV.L ERs, ERd	 H: Previous value remains unchanged. N: Set to 1 if the transferred data is negative; otherwise cleared to 0. Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
Operand Size Longword	V: Always cleared to 0.C: Previous value remains unchanged.

Description

This instruction transfers one word of data from a 32-bit register ERs to a 32-bit register ERd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	n Format		No. of
Mode	Witemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	MOV.L	ERs, ERd	0 F	1 ers 0 erd			1

Notes

MOV (MOVe data)

 $(EAs) \rightarrow Rd$

Assembly-Language Format

MOV.B <EAs>, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow	0	_

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the source operand contents to an 8-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rd: R0L to R7L, R0H to R7H ERs: ER0 to ER7

Execution
for
I
Required
S
Ĕ
1
S
of
Number
ano
at
orm
E
q
)peran
\circ

Addressing	Macano						Instruction Format	n Format				No. of
Mode	Mode Minemonic	Operands	1st byte	yte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Immediate	MOV.B	#xx:8, Rd	ш	p	MMI							~
Register indirect	MOV.B	@ERs, Rd	9	œ	0 ers rd							5
Register indirect	MOV.B	@(d:16, ERs), Rd	9	ш	0 ers rd	disp	ď					ę
with displace- ment	MOV.B	@(d:32, ERs), Rd	7	œ	0 ers 0	6 A	2 z		đ	disp		5
Register indirect with post- increment	MOV.B	@ERs+, Rd	9	U	0 ers rd							з
	MOV.B	@aa:8, Rd	7	rd	abs							7
Absolute address	MOV.B	@aa:16, Rd	9	A	0 rd	abs	S					с
	MOV.B	@aa:32, Rd	g	٨	2 rd		abs	Š				4

Notes

The MOV.B @ER7+, Rd instruction should never be used, because it leaves an odd value in the stack pointer (ER7). For details refer to section 3.3, Exception-Handling State, or to the relevant hardware manual.

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

MOV (MOVe data)

Rev. 3.0, 07/00, page 138 of 320

MOV (MOVe data)

 $(EAs) \rightarrow Rd$

Assembly-Language Format

MOV.W <EAs>, Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the source operand contents to a 16-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rd: R0 to R7, E0 to E7 ERs: ER0 to ER7

Execution
for
Required
ŝ
ate
Sta
•1
of
Number
q
an
ormat
5
Operand

	Addressing						Instruction Format	n Format				No. of
	Operands	1st byte	oyte	2nd byte	oyte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
MOV.W	#xx:16, Rd	2	6	0	rd	MMI	N					5
MOV.W	@ERs, Rd	9	6	0 ers	rd							5
MOV.W	@(d:16, ERs), Rd	9	ш	0 ers	q	<u>di</u>	disp					m
MOV.W	@(d:32, ERs), Rd	2	œ	0 ers	0	۵ ب	2 rd		đị	disp		Q
MOV.W	@ERs+, Rd	9	۵	0 ers	rd							m
MOV.W	@aa:16, Rd	9	Ш	0	rd	ab	abs					ю
MOV.W	@aa:32, Rd	9	ш	7	rd		abs	S				4

Notes

HITACHI

- The source operand <EAs> must be located at an even address.
- In machine language, MOV.W @ER7+, Rd is identical to POP.W Rd.

MOV (MOVe data)

Rev. 3.0, 07/00, page 140 of 320

MOV (MOVe data)

Operation

 $(EAs) \rightarrow ERd$

Assembly-Language Format

MOV.L <EAs>, ERd

Operand Size

Longword

Condition Code

I	UI	Η	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the source operand contents to a specified 32-bit register (ERd), tests the transferred data, and sets condition-code flags according to the result. The first memory word located at the effective address is stored in extended register Ed. The next word is stored in general register Rd.



Available Registers

ERs: ER0 to ER7 ERd: ER0 to ER7

Execution
for
Required
\$
3
ğ
S
Ę
E
Number
and
Format
erand
Ope

Addressing									Instruction Format	n Format					No. of
Mode	MINEMONIC	Operands	1st byte		2nd byte		3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte	States
Immediate	MOV.L	#xx:32, Rd	7	A	0 0 erd	q		_	MMI						3
Register indirect	MOV.L	@ERs, ERd	0	~	0	9	ര	0 ers 0 erd	q						4
Register indirect with	MOV.L	@(d:16, ERs), ERd	0	-	0	9	ш.	0 ers 0 erd		disp					5
displace- ment	MOV.L	@(d:32, ERs), ERd	0	-	0	~	∞	0 ers 0	8 9	2 0 erd		di	disp		7
Register indirect with post- increment	MOV.L	@ERs+, ERd	0	-	0 0	9	۵	0 ers	σ						a
Absolute	MOV.L	@aa:16, ERd	0	-	0	9	۵	0 0.erd		abs					5
address	MOV.L	@aa:32, ERd	0		0	9	۵	2 0:erd	q	a	abs				9

Notes

- 1. The source operand <EAs> must be located at an even address.
- 2. In machine language, MOVL @R7+, ERd is identical to POPL ERd.

MOV (MOVe data)

MOV (MOVe data)

 $Rs \rightarrow (EAd)$

Assembly-Language Format

MOV.B Rs, <EAd>

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow	0	_

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the contents of an 8-bit register Rs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rs: R0L to R7L, R0H to R7H ERd: ER0 to ER7

ecution
r Exe
\mathbf{for}
equired
R
States
$\mathbf{0f}$
Number
and
Format
Operand

Addressing	Musuus	op non op					Instruction Format	n Format				No. of
Mode	MINEMONIC	Operands	1st byte	yte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register indirect	MOV.B	Rs, @ERd	g	ω	1 erd rs							7
Register indirect	MOV.B	Rs, @(d:16, ERd)	9	ш	1 erd rs	disp	dź					ю
displace- ment	MOV.B	Rs, @(d:32, ERd)	7	8	0 erd 0	6 A	A rs		di	disp		5
Register indirect with pre- decrement	MOV.B	Rs, @-Erd	9	U	1 erd rs							3
	MOV.B	Rs, @aa:8	ო	S	abs							7
Absolute address	MOV.B	Rs, @aa:16	9	A	8 rs	abs	S					3
	MOV.B	Rs, @aa:32	9	A	A		abs	S				4

Notes

HITACHI

- The MOVB Rs, @-ER7 instruction should never be used, because it leaves an odd value in the stack pointer (ER7). For details refer to section 3.3, Exception-Handling State, or to the relevant hardware manual. 1.
 - Execution of MOV.B RnL, @-ERn or MOV.B RnH, @-ERn first decrements ERn by one, then transfers the designated part (RnL or RnH) of the resulting ERn value. d

MOV (MOVe data)

MOV (MOVe data)

 $Rs \rightarrow (EAd)$

Assembly-Language Format

MOV.W Rs, <EAd>

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the contents of a 16-bit register Rs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rs: R0 to R7, E0 to E7 ERd: ER0 to ER7

Rev. 3.0, 07/00, page 145 of 320

ecution
r Ex
fo
q
Require
of States
÷
0
Number
t and
orma
H
Operand

Addressing	Macmonio	oprozo do						Instructio	Instruction Format				No. of
		Operations	1st byte	yte	2nd byte		3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register indirect	MOV.W	Rs, @ERd	9	ത	1 erd rs								2
Register indirect	MOV.W	Rs, @(d:16, ERd)	ø	ш	1 erd rs		disp	ġ					e
displace- ment	MOV.W	Rs, @(d:32, ERd)	7	8	0 erd 0	و	۵	A		<u>d</u>	disp		Ð
Register indirect with pre- decrement	MOV.W	Rs, @-ERd	Q	۵	1 erd rs								ю
Absolute	MOV.W	Rs, @aa:16	9	В	8 rs		abs	Ş					3
address	MOV.W	Rs, @aa:32	9	ш	A			ש	abs				4

Notes

HITACHI

- The destination operand <EAd> must be located at an even address.
- In machine language, MOV.W Rs, @-ER7 is identical to PUSH.W Rs. ы ю.
- When MOV.W Rn, @-ERn is executed, the transferred value comes from (value of ERn before execution) 2.

MOV (MOVe data)

MOV (MOVe data)

Operation

 $\text{ERs} \rightarrow (\text{EAd})$

Assembly-Language Format

MOV.L ERs, <EAd>

Operand Size

Longword

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	_

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the contents of a 32-bit register ERs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result. The extended register (Es) contents are stored at the first word indicated by the effective address. The general register (Rs) contents are stored at the next word.



Available Registers

ERs: ER0 to ER7 ERd: ER0 to ER7

Execution
for
red
equin
Ř
tes
ta
\mathbf{S}
$\mathbf{0f}$
er
Ą.
E
Į.
2
p
an
It
Πź
H
0
Ē.
nd
3
per
d

Ô

ssing	Addressing								Instruc	Instruction Format	rmat					No. of
Mode	Mnemonic	Operands	1st byte	-	2nd byte 3rd byte	3rd	byte	4th byte	e 5th byte		6th byte	7th byte	8th byte		9th byte 10th byte States	States
Register indirect	MOV.L	ERs, @ERd	0	0	0	و	ത	1 erd:0 ers	ers							4
Register indirect with	MOV.L	ERs, @(d:16, ERd)	0 1	0	0	9	ш	1 erd 0 ers	sis	disp						5
displace- ment	MOV.L	ERs, @(d:32, ERd)	0	0	0	2	ø	0 erd 0	9	BA	0 ers		q	disp		7
Register indirect with pre- decrement	MOV.L	ERs, @-ERd	0	0	0	9	۵	1 erd:0 ers	SIS							5
Absolute	MOV.L	ERs, @aa:16	0	0	0	9	В	8 0: ers	sis	abs						5
address	MOV.L	ERs, @aa:32	0 1	0	0	9	۵	A 0 ers	ars		abs	ø				9

Notes

- The destination operand <EAd> must be located at an even address. <u>-</u>-
- In machine language, MOVL ERs, @-ER7 is identical to PUSH.L ERs.
- When MOVL ERn, @-ERn is executed, the transferred value is (value of ERn before execution) 4. i m

MOV (MOVe data)

2.2.40 MOVFPE

MOVFPE (MOVe From Peripheral with E clock)

Operation

 $(EAs) \rightarrow Rd$ Synchronized with E clock

Assembly-Language Format

MOVFPE @aa:16, Rd

Operand Size

Byte

Condition Code

I	UI	Η	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers memory contents specified by a 16-bit absolute address to a general register Rd in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.

Note: Avoid using this instruction in microcontrollers without an E clock output pin, or in single-chip mode.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	structio	on Format		No. of	
Mode	Milenonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States	
Absolute address	MOVFPE	@aa:16, Rd	6	А	4	rd	at	DS	*	

Note: * For details, refer to the relevant microcontroller hardware manual.

Notes

- 1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
- 2. The number of states required for execution is variable. For details, refer to the relevant microcontroller hardware manual.

2.2.41 MOVTPE

MOVTPE (MOVe To Peripheral with E clock)

Operation

 $Rs \rightarrow (EAd)$ Synchronized with E clock

Assembly-Language Format

MOVTPE Rs, @aa:16

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—		_		\Leftrightarrow	\Leftrightarrow	0	_

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction transfers the contents of a general register Rs (source operand) to a destination location specified by a 16-bit absolute address in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.

Note: Avoid using this instruction in microcontrollers without an E clock output pin, or in single-chip mode.

Available Registers

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	Witemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Absolute address	MOVTPE	Rs, @aa:16	6	А	С	rs	at	os	*

Note: * For details, refer to the relevant microcontroller hardware manual.

Notes

- 1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
- 2. The number of states required for execution is variable. For details, refer to the relevant microcontroller hardware manual.

Rev. 3.0, 07/00, page 150 of 320

2.2.42 (1) MULXS (B)

Multiply Signed

Operation

 $Rd \times Rs \rightarrow Rd$

Assembly-Language Format

MULXS.B Rs, Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow		_

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) as signed data and stores the result in the 16-bit register Rd. If Rd is one of general registers R0 to R7, Rs can be the upper part (RdH) or lower part (RdL) of Rd. The operation performed is 8 bits \times 8 bits \rightarrow 16 bits signed multiplication.



Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	structio	on Forr	nat			No. of
Mode	Milenonic	Operanus	1st	byte	2nd	byte	3rd	byte	4th	byte	States
Register direct	MULXS.B	Rs, Rd	0	1	С	0	5	0	rs	rd	4*

Note: * The number of states in the H8S/2000 CPU is 13.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

2.2.42 (2) MULXS (W)

MULXS (MULtiply eXtend as Signed)

Multiply Signed

Operation	Condition Code
$ERd \times Rs \rightarrow ERd$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format MULXS.W Rs, ERd	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.
Operand Size	Z: Set to 1 if the result is zero; otherwise cleared to 0.
Word	V: Previous value remains unchanged.C: Previous value remains unchanged.

Description

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) as signed data and stores the result in the 32-bit register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performed is 16 bits \times 16 bits \rightarrow 32 bits signed multiplication.



Available Registers

ERd: ER0 to ER7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	Witemonic	Operatios	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	MULXS.W	Rs, ERd	0 1	C 0	52	rs 0 erd	5*

Note: * The number of states in the H8S/2000 CPU is 21.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

Rev. 3.0, 07/00, page 152 of 320

2.2.43 (1) MULXU (B)

MULXU (MULtiply eXtend as Unsigned)

Operation

 $Rd \times Rs \rightarrow Rd$

Assembly-Language Format

MULXU.B Rs, Rd

Operand Size

Byte

Description

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) as unsigned data and stores the result in the 16-bit register Rd. If Rd is one of general registers R0 to R7, Rs can be the upper part (RdH) or lower part (RdL) of Rd. The operation performed is 8 bits \times 8 bits \rightarrow 16 bits unsigned multiplication.

Condition Code

шн и

H: Previous value remains unchanged.

N: Previous value remains unchanged.Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.



Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Operands			No. of			
Mode	Witterfiorfic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	MULXU.B	Rs, Rd	5 0	rs rd			3*

Note: * The number of states in the H8S/2000 CPU is 12.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

Multiply

2.2.43 (2) MULXU (W)

MULXU (MULtiply eXtend as Unsigned)

Operation

 $ERd \times Rs \rightarrow ERd$

Assembly-Language Format

MULXU.W Rs, ERd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—			—	_			

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) as unsigned data and stores the result in the 32-bit register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performed is 16 bits \times 16 bits \rightarrow 32 bits unsigned multiplication.



Available Registers

ERd: ER0 to ER7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Addressing Mnemonic Or			No. of			
Mode	Witemonic	Operands	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	MULXU.W	Rs, ERd	5 2	rs 0 erd			4*

Note: * The number of states in the H8S/2000 CPU is 20.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

Rev. 3.0, 07/00, page 154 of 320

NEG (NEGate)

Operation	Condition Code							
$0 - \mathrm{Rd} \to \mathrm{Rd}$	I UI H U N Z V C							
	$ - - \updownarrow - \updownarrow \updownarrow \updownarrow \updownarrow $							
Assembly-Language Format	 H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise 							
Operand Size	cleared to 0. V: Set to 1 if an overflow occurs; otherwise							
Byte	cleared to 0.							
	C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0.							

Description

This instruction takes the two's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd (subtracting the register contents from H'00). If the original contents of Rd were H'80, however, the result remains H'80.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		Instructio	on Format		No. of
	Milenonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	NEG.B	Rd	1 7	8 rd			1

Notes

An overflow occurs if the original contents of Rd were H'80.

2.2.44 (2) NEG (W)

NEG (NEGate)

Condition Code							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
H: Set to 1 if there is a borrow at bit 11; otherwise cleared to 0.N: Set to 1 if the result is negative; otherwise							
Z: Set to 1 if the result is zero; otherwise cleared to 0.							
V: Set to 1 if an overflow occurs; otherwise cleared to 0.C: Set to 1 if there is a borrow at bit 15;							

Description

This instruction takes the two's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd (subtracting the register contents from H'0000). If the original contents of Rd were H'8000, however, the result remains H'8000.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		Instructio	on Format		No. of
	Witemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	NEG.W	Rd	1 7	9 rd			1

Notes

An overflow occurs if the original contents of Rd were H'8000.

Rev. 3.0, 07/00, page 156 of 320

NEG (NEGate)

Operation Condition Code								
$0 - \text{ERd} \rightarrow \text{ERd}$	I UI H U N Z V C							
	$ - - \updownarrow - \updownarrow \updownarrow \updownarrow \updownarrow $							
Assembly-Language Format	 H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise 							
Operand Size	cleared to 0. V: Set to 1 if an overflow occurs; otherwise							
Longword	cleared to 0.							
	C: Set to 1 if there is a borrow at bit 31; otherwise cleared to 0.							

Description

This instruction takes the two's complement of the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd (subtracting the register contents from H'00000000). If the original contents of ERd were H'80000000, however, the result remains H'80000000.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mnemo		Operands		Instruction Format				
Mode	Milenonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States	
Register direct	NEG.L	ERd	1 7	B 0 erd			1	

Notes

An overflow occurs if the original contents of ERd were H'80000000.

NOP (No OPeration)

Operation

 $PC + 2 \rightarrow PC$

Assembly-Language Format

NOP

Operand Size

Condition Code



- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction only increments the program counter, causing the next instruction to be executed. The internal state of the CPU does not change.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	Witemonic	Operanus	1st byte	byte	2nd	byte	3rd byte	4th byte	States
_	NOP		0	0	0	0			1

Notes

2.2.46 (1) NOT (B)

NOT (NOT = logical complement)

Operation

 $\neg \operatorname{Rd} \rightarrow \operatorname{Rd}$

Assembly-Language Format

NOT.B Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—	_			\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction takes the one's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mr	Mnemonic	Operands		Instruction Format					No. of
Mode	Milenonie	operando	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	NOT.B	Rd	1	7	0	rd			1

Notes

Rev. 3.0, 07/00, page 159 of 320

HITACHI

Logical Complement

2.2.46 (2) NOT (W)

NOT (NOT = logical complement)

Logical Complement

Operation	Condition Code								
$\neg \operatorname{Rd} \rightarrow \operatorname{Rd}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.								
	Z: Set to 1 if the result is zero; otherwise cleared to 0.								
Operand Size	V: Always cleared to 0.C: Previous value remains unchanged.								

Description

Word

This instruction takes the one's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			Ins	structio	on Format		No. of
	Witterfiorfic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	No. of States
Register direct	NOT.W	Rd	1	7	1	rd			1

Notes

2.2.46 (3) NOT (L)

NOT (NOT = logical complement)

Operation

 \neg ERd \rightarrow ERd

Assembly-Language Format

NOT.L ERd

Operand Size

Longword

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction takes the one's complement of the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			In	structio	n Format		No. of
	Milenonie	operando	1st	byte	2no	d byte	3rd byte	4th byte	States
Register direct	NOT.L	ERd	1	7	3	0 erd			1

Notes

Rev. 3.0, 07/00, page 161 of 320

HITACHI

Logical Complement

OR (inclusive **OR** logical)

Operation	Condition Code
$\mathrm{Rd} \lor (\mathrm{EAs}) \rightarrow \mathrm{Rd}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format OR.B <eas>, Rd</eas>	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size	V: Always cleared to 0.

C: Previous value remains unchanged.

Byte

Description

This instruction ORs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	WITEHTOTTC	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	OR.B	#xx:8, Rd	С	rd	IN	IM			1
Register direct	OR.B	Rs, Rd	1	4	rs	rd			1

Notes

Rev. 3.0, 07/00, page 162 of 320

OR (inclusive **OR** logical)

Operation	Condition Code								
$\mathrm{Rd} \lor (\mathrm{EAs}) \rightarrow \mathrm{Rd}$	I UI H U N Z V C - $ 1$ 1 1 0 $-$								
Assembly-Language Format OR.W <eas>, Rd</eas>	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. 								
Operand Size	V: Always cleared to 0.								

Word

C: Previous value remains unchanged.

Description

This instruction ORs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			Ins	structio	on Format		No. of	
	WITEITIOTTIC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States	
Immediate	OR.W	#xx:16, Rd	7	9	4	rd	IMM		2	
Register direct	OR.W	Rs, Rd	6	4	rs	rd			1	

Notes

Rev. 3.0, 07/00, page 163 of 320

OR (inclusive **OR** logical)

Operation	Condition Code
$ERd \lor (EAs) \rightarrow ERd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	H: Previous value remains unchanged.
OR.L <eas>, ERd</eas>	N: Set to 1 if the result is negative; otherwise cleared to 0.
	Z: Set to 1 if the result is zero; otherwise cleared to 0.
Onewand Size	V: Always cleared to 0.

Operand Size

Longword

C: Previous value remains unchanged.

Description

This instruction ORs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		Instruction Format								
	winemonic (Operations	1st byte		2nd byte		3rd byte	4th byte	4th byte 5th byte		States	
Immediate	OR.L	#xx:32, ERd	7	А	4	0 erd	IMM				3	
Register direct	OR.L	ERs, ERd	0	1	F	0	6 4	0 ers 0 erd			2	

Notes

Rev. 3.0, 07/00, page 164 of 320

Operation

 $CCR \lor \#IMM \rightarrow CCR$

Assembly-Language Format

ORC #xx:8, CCR

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
\updownarrow	\updownarrow	\updownarrow	\updownarrow	\uparrow	\updownarrow	\updownarrow	\$

I: Stores the corresponding bit of the result.

UI: Stores the corresponding bit of the result.

H: Stores the corresponding bit of the result.

U: Stores the corresponding bit of the result.

N: Stores the corresponding bit of the result.

Z: Stores the corresponding bit of the result.

V: Stores the corresponding bit of the result.

C: Stores the corresponding bit of the result.

Description

This instruction ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of				
	WITEITIOTTIC	Operanus	1st	byte	2nd byte	3rd byte	4th byte	States
Immediate	ORC	#xx:8, CCR	0	4	IMM			1

Notes

ORC (inclusive **OR** Control register)

Operation

 $EXR \lor \#IMM \rightarrow EXR$

Assembly-Language Format

ORC #xx:8, EXR

Operand Size

Byte

Condition Code



- H: Stores the corresponding bit of the result.
- N: Stores the corresponding bit of the result.
- Z: Stores the corresponding bit of the result.
- V: Stores the corresponding bit of the result.
- C: Stores the corresponding bit of the result.

Description

This instruction ORs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of			
			1st byte	2nd byte	3rd byte	4th byte	States
Immediate	ORC	#xx:8, EXR	0 1	4 1	0 4	IMM	2

Notes

POP (POP data)

Operation	Condition Code								
$@SP+ \rightarrow Rn$	I UI H U N Z V C 								
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the transferred data is negative; otherwise cleared to 0.								
	Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.								
Operand Size	V: Always cleared to 0.C: Previous value remains unchanged.								

Word

Description

This instruction restores data from the stack to a 16-bit general register Rn, tests the restored data, and sets condition-code flags according to the result.

Available Registers

Rn: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of			
			1st byte	2nd byte	3rd byte	4th byte	States
	POP.W	Rn	6 D	7 rn			3

Notes

POP.W Rn is identical to MOV.W @SP+, Rn.

HITACHI

Rev. 3.0, 07/00, page 167 of 320

POP (POP data)

Operation	Condition Code								
$@SP+ \rightarrow ERn$	I UI H U N Z V C 								
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the transferred data is negative; otherwise cleared to 0.Z: Set to 1 if the transferred data is zero;								
Operand Size	otherwise cleared to 0. V: Always cleared to 0. C: Previous value remains unchanged.								

Longword

Description

This instruction restores data from the stack to a 32-bit general register ERn, tests the restored data, and sets condition-code flags according to the result.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format							No. of	
			1st	byte	2nd	byte	3rd	byte	4th	n byte	States
_	POP.L	ERn	0	1	0	0	6	D	7	0 ern	5

Notes

POP.L ERn is identical to MOV.L @SP+, ERn.

Rev. 3.0, 07/00, page 168 of 320
2.2.50 (1) PUSH (W)

PUSH (PUSH data)

Operation	Condition Code
$Rn \rightarrow @-SP$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	 H: Previous value remains unchanged. N: Set to 1 if the transferred data is negative; otherwise cleared to 0. Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
Operand Size Word	V: Always cleared to 0.C: Previous value remains unchanged.

Description

This instruction saves data from a 16-bit register Rn onto the stack, tests the saved data, and sets condition-code flags according to the result.

Available Registers

Rn: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

ĺ	Addressing Mode Mne	Mnemonic	Operands	Instruction Format						No. of
		WITEINDING		1st I	byte	2nd	byte	3rd byte	4th byte	States
		PUSH.W	Rn	6	D	F	rn			3

Notes

- 1. PUSH.W Rn is identical to MOV.W Rn, @-SP.
- 2. When PUSH.W R7 or PUSH.W E7 is executed, the value saved on the stack is the R7 or E7 value after effective address calculation (after ER7 is decremented by 2).

2.2.50 (2) PUSH (L)

PUSH (PUSH data)

Operation	Condition Code
$\text{ERn} \rightarrow @-\text{SP}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
	Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
Operand Size	V: Always cleared to 0.C: Previous value remains unchanged.

Longword

Description

This instruction pushes data from a 32-bit register ERn onto the stack, tests the saved data, and sets condition-code flags according to the result.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of			
	winemonic	Operations	1st byte	2nd byte	3rd byte	4th byte	States
_	PUSH.L	ERn	0 1	0 0	6 D	F 0 ern	5

Notes

- 1. PUSH.L ERn is identical to MOV.L ERn, @-SP.
- 2. When PUSH.L ER7 is executed, the value saved on the stack is the ER7 value after effective address calculation (after ER7 is decremented by 4).

Rd (left rotation) \rightarrow Rd

Assembly-Language Format

ROTL.B Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 7.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format						No. of
	winemonic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	ROTL.B	Rd	1	2	8	rd			1

Notes

Rev. 3.0, 07/00, page 171 of 320

Operation

Rd (left rotation) \rightarrow Rd

Assembly-Language Format

ROTL.B #2, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
				\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 6.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the left. The most significant two bits (bits 7 and 6) are rotated to the least significant two bits (bits 1 and 0), and bit 6 is also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands -		No. of			
	winemonic		1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTL.B	#2, Rd	1 2	C rd			1

Notes

Rev. 3.0, 07/00, page 172 of 320

Rd (left rotation) \rightarrow Rd

Assembly-Language Format

ROTL.W Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 15.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format						No. of
	winemonic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	ROTL.W	Rd	1	2	9	rd			1

Notes

Rev. 3.0, 07/00, page 173 of 320

Operation

Rd (left rotation) \rightarrow Rd

Assembly-Language Format

ROTL.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
				\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 14.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the left. The most significant two bits (bits 15 and 14) are rotated to the least significant two bits (bits 1 and 0), and bit 14 is also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			No. of			
	WITEHIOTIC	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTL.W	#2, Rd	1 2	D rd			1

Notes

Rev. 3.0, 07/00, page 174 of 320

Operation

ERd (left rotation) \rightarrow ERd

Assembly-Language Format

ROTL.L ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—	—			\updownarrow	\updownarrow	0	\$

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 31.

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands		Instruction Format						No. of
	Witternottic	Operatios	1st	byte	2n	d byte	3rd byte	4th byte	States
Register direct	ROTL.L	ERd	1	2	В	0 erd			1

Notes

Rev. 3.0, 07/00, page 175 of 320

HITACHI

Rotate

Operation

ERd (left rotation) \rightarrow ERd

Assembly-Language Format

ROTL.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_				\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 30.

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the left. The most significant two bits (bits 31 and 30) are rotated to the least significant two bits (bits 1 and 0), and bit 30 is also copied to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing		Inemonic Operands		Instruction Format					
Mode	Witemonic	Operatios	1st byte	2nd byte	3rd byte	4th byte	States		
Register direct	ROTL.L	#2, ERd	1 2	F 0 erd			1		

Notes

Rev. 3.0, 07/00, page 176 of 320

Operation	Condition Code							
Rd (right rotation) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format ROTR.B Rd	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. 							
Operand Size Byte	V: Always cleared to 0.C: Receives the previous value in bit 0.							

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 7), and also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode Mnemor	Mnemonic	Operands		No. of			
	Witemonic	Operations	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTR.B	Rd	1 3	8 rd			1

Notes

Rd (right rotation) \rightarrow Rd

Assembly-Language Format

ROTR.B #2, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
				\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 7 and 6), and bit 1 is also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands			No. of		
	Witemonic	Operatios	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTR.B	#2, Rd	1 3	C rd			1

Notes

Rev. 3.0, 07/00, page 178 of 320

Rd (right rotation) \rightarrow Rd

Assembly-Language Format

ROTR.W Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 15), and also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willemonic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	ROTR.W	Rd	1	3	9	rd			1

Notes

Rev. 3.0, 07/00, page 179 of 320

Rd (right rotation) \rightarrow Rd

Assembly-Language Format

ROTR.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
				\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 15 and 14), and bit 1 is also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode Mnemon	Mnemonic	nemonic Operands		Instruction Format					
	Witemonic	Operatios	1st byte	2nd byte	3rd byte	4th byte	States		
Register direct	ROTR.W	#2, Rd	1 3	D rd			1		

Notes

Rev. 3.0, 07/00, page 180 of 320

Operation

ERd (right rotation) \rightarrow ERd

Assembly-Language Format

ROTR.L ERd

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 31), and also copied to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Milenonic	Operanus	1st	byte	2n	d byte	3rd byte	4th byte	States
Register direct	ROTR.L	ERd	1	3	В	0 erd			1

Notes

Rev. 3.0, 07/00, page 181 of 320

HITACHI

Rotate

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—	_			\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

Operation

ERd (right rotation) \rightarrow ERd

Assembly-Language Format

ROTR.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_				\Leftrightarrow	\Leftrightarrow	0	\Rightarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 31 and 30), and bit 1 is also copied to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	n Format		No. of
Mode	Witterfiorfic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTR.L	#2, ERd	1 3	F 0 erd			1

Notes

Rev. 3.0, 07/00, page 182 of 320

2.2.53 (1) ROTXL (B)

Rotate through Carry

ROTXL (ROTate with eXtend carry Left)

Operation

Rd (left rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXL.B Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 7.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 7) rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	Milenonie	operando	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXL.B	Rd	1 2	0 rd			1

Notes

2.2.53 (2) ROTXL (B)

Rotate through Carry

ROTXL (ROTate with eXtend carry Left	ROTXL	Ktend carry Left)
---	-------	-------------------

Operation

Rd (left rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXL.B #2, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
	_	_		\Leftrightarrow	\Leftrightarrow	0	\Rightarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 6.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the left through the carry flag. The carry flag rotates into bit 1, bit 7 rotates into bit 0, and bit 6 rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	Witemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXL.B	#2, Rd	1 2	4 rd			1

Notes

Rev. 3.0, 07/00, page 184 of 320

2.2.53 (3) ROTXL (W)

Rotate through Carry

ROTXL (ROTate with eXtend carry Left)

Operation

Rd (left rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXL.W Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 15.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 15) rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of			
Mode	Milenonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXL.W	Rd	1 2	1 rd			1

Notes

2.2.53 (4) ROTXL (W)

Rotate through Carry

ROTXL (ROTate with eXtend carry Left)	ROTXL	C (ROTat	e with	eXtend	carry	Left)	
--	-------	----------	--------	--------	-------	-------	--

Operation

Rd (left rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXL.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_		\Leftrightarrow	\Leftrightarrow	0	\Rightarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 14.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the left through the carry flag. The carry flag rotates into bit 1, bit 15 rotates into bit 0, and bit 14 rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode Mnemonic	Mnemonic	Operands		No. of			
	Operations	1st byte	2nd byte	3rd byte	4th byte	States	
Register direct	ROTXL.W	#2, Rd	1 2	5 rd			1

Notes

Rev. 3.0, 07/00, page 186 of 320

2.2.53 (5) ROTXL (L)

Rotate through Carry

ROTXL (ROTate with eXtend carry Left)

Operation

ERd (left rotation through carry flag) \rightarrow ERd

Assembly-Language Format

ROTXL.L ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 31.

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 31) rotates into the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode Mnemonic	Mnemonic	Operands		Instructio	No. of		
	Operanus	1st byte	2nd byte	3rd byte	4th byte	States	
Register direct	ROTXL.L	ERd	1 2	3 0 erd			1

Notes

Rev. 3.0, 07/00, page 187 of 320

2.2.53 (6) ROTXL (L)

Rotate through Carry

ROTXL (ROTate with eXtend carry Left)

Operation

ERd (left rotation through carry flag) \rightarrow ERd

Assembly-Language Format

ROTXL.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
				\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 30.

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the left through the carry flag. The carry flag rotates into bit 1, bit 31 rotates into bit 0, and bit 30 rotates into into the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode Mnemonic	Mnemonic Operands			Instruction Format				
	Operatius	1st byte	2nd byte	3rd byte	4th byte	States		
Register direct	ROTXL.L	#2, ERd	1 2	7 0 erd			1	

Notes

Rev. 3.0, 07/00, page 188 of 320

2.2.54 (1) ROTXR (B)

ROTXR (**ROTate** with eXtend carry Right)

Operation

Rd (right rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXR.B Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 7). The least significant bit (bit 0) rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode Mnen	Mnemonic	Operands		No. of			
	Milenonic		1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXR.B	Rd	1 3	0 rd			1

Notes

Rev. 3.0, 07/00, page 189 of 320

HITACHI

2.2.54 (2) ROTXR (B)

ROTXR (ROTate with eXtend carry Right)

Operation

Rd (right rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXR.B #2, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—	_	_		\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 6, bit 0 rotates into bit 7, and bit 1 rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode Mnemonic	Mnemonic	Operands		No. of			
	Operations	1st byte	2nd byte	3rd byte	4th byte	States	
Register direct	ROTXR.B	#2, Rd	1 3	4 rd			1

Notes

Rev. 3.0, 07/00, page 190 of 320

HITACHI

2.2.54 (3) ROTXR (W)

ROTXR (**ROTate with eXtend carry Right**)

Operation

Rd (right rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXR.W Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 15). The least significant bit (bit 0) rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode Mnen	Mnemonic Operands			No. of			
	Milenonic		1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXR.W	Rd	1 3	1 rd			1

Notes

Rev. 3.0, 07/00, page 191 of 320

HITACHI

2.2.54 (4) ROTXR (W)

ROTXR (ROTate with eXtend carry Right)

Operation

Rd (right rotation through carry flag) \rightarrow Rd

Assembly-Language Format

ROTXR.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—	_	_		\Leftrightarrow	\Leftrightarrow	0	\Rightarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 14, bit 0 rotates into bit 15, and bit 1 rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of			
	Witemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXR.W	#2, Rd	1 3	5 rd			1

Notes

Rev. 3.0, 07/00, page 192 of 320

2.2.54 (5) ROTXR (L)

ROTXR (**ROTate with eXtend carry Right**)

Operation

ERd (right rotation through carry flag) \rightarrow ERd

Assembly-Language Format

ROTXR.L ERd

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 31). The least significant bit (bit 0) rotates into the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of			
Mode	Milenonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Register direct	ROTXR.L	ERd	1 3	3 0 erd			1

Notes

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

HITACHI

2.2.54 (6) ROTXR (L)

ROTXR (ROTate with eXtend carry Right)

Operation

ERd (right rotation through carry flag) \rightarrow ERd

Assembly-Language Format

ROTXR.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
	_	_		\Leftrightarrow	\Leftrightarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 30, bit 0 rotates into bit 31, and bit 1 rotates into the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			No. of			
Mode	Witemonic	Operanus	1st byte	2nd byte	3rd byte 4th byte		States
Register direct	ROTXR.L	#2, ERd	1 3	7 0 erd			1

Notes

Rev. 3.0, 07/00, page 194 of 320

RTE (ReTurn from Exception)

Operation

- When EXR is invalid
 @SP+ → CCR
 @SP+ → PC
- When EXR is valid
 @SP+ → EXR
 @SP+ → CCR
 @SP+ → PC

Assembly-Language Format

RTE

Operand Size

Return from Exception Handling

	Return from Exception frantum
Cor	ndition Code
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
I:	Restored from the corresponding bit on the stack.
UI:	Restored from the corresponding bit on the stack.
H:	Restored from the corresponding bit on the stack.
U:	Restored from the corresponding bit on the stack.
N:	Restored from the corresponding bit on the stack.
Z:	Restored from the corresponding bit on the stack.
V:	Restored from the corresponding bit on the stack.
C:	Restored from the corresponding bit on the stack.

Description

This instruction returns from an exception-handling routine by restoring the EXR, condition-code register (CCR) and program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The CCR and PC contents at the time of execution of this instruction are lost. If the extended control regiser (EXR) is valid, it is also restored (and the existing EXR contents are lost).

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format					
	winemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
_	RTE		5	6	7	0			5*

Note: * Six states when EXR is valid.

RTE (ReTurn from Exception)

Notes

The stack structure differs between normal mode and advanced mode.



2.2.56 RTS

RTS (ReTurn from Subroutine)

Return from Subroutine

Operation

 $@SP+ \rightarrow PC$

Assembly-Language Format

RTS

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_					—		—

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction returns from a subroutine by restoring the program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The PC contents at the time of execution of this instruction are lost.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		Instructio	No. of States			
	Milenonie	operando	1st byte	2nd byte	3rd byte	4th byte	Normal	Advanced
	RTS		54	7 0			4	5

Notes

The stack structure and number of states required for execution differ between normal mode and advanced mode. In normal mode, only the lower 16 bits of the program counter are restored.



Rev. 3.0, 07/00, page 197 of 320

2.2.57 (1) SHAL (B)

SHAL (SHift Arithmetic Left)

Operation	Condition Code							
Rd (left arithmetic shift) \rightarrow Rd	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format SHAL.B Rd	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise cleared to 0.							
Operand Size Byte	V: Set to 1 if an overflow occurs; otherwise cleared to 0.C: Receives the previous value in bit 7.							

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	winemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAL.B	Rd	1	0	8	rd			1

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 198 of 320

2.2.57 (2) SHAL (B)

SHAL (SHift Arithmetic Left)

Shift Arithmetic

Operation	Condition Code						
Rd (left arithmetic shift) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Assembly-Language Format SHAL.B #2, Rd	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. 						
Operand Size Byte	V: Set to 1 if an overflow occurs; otherwise cleared to 0.C: Receives the previous value in bit 6.						

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the left. Bit 6 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format							
	winemonic	Operations	1st I	byte	2nd	byte	3rd byte	4th byte	States		
Register direct	SHAL.B	#2, Rd	1	0	С	rd			1		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

2.2.57 (3) SHAL (W)

SHAL (SHift Arithmetic Left)

Operation	Condition Code							
Rd (left arithmetic shift) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise cleared to 0.							
Operand Size	V: Set to 1 if an overflow occurs; otherwise cleared to 0.							
Word	C: Receives the previous value in bit 15.							

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format						
	Witterfiorfic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States	
Register direct	SHAL.W	Rd	1	0	9	rd			1	

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 200 of 320

2.2.57 (4) SHAL (W)

SHAL (SHift Arithmetic Left)

Operation

Rd (left arithmetic shift) \rightarrow Rd

Assembly-Language Format

SHAL.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow	\updownarrow	\$

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Receives the previous value in bit 14.

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the left. Bit 14 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format							
	winemonic	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States		
Register direct	SHAL.W	#2, Rd	1	0	D	rd			1		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 201 of 320

HITACHI

Shift Arithmetic

2.2.57 (5) SHAL (L)

SHAL (SHift Arithmetic Left)

Shift Arithmetic

Operation	Condition Code							
ERd (left arithmetic shift) \rightarrow ERd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise cleared to 0.							
Operand Size	V: Set to 1 if an overflow occurs; otherwise cleared to 0.							
Longword	C: Receives the previous value in bit 31.							

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format						
	winemonic	Operanus	1st I	byte	2no	d byte	3rd byte	4th byte	States	
Register direct	SHAL.L	ERd	1	0	В	0 erd			1	

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 202 of 320

2.2.57 (6) SHAL (L)

SHAL (SHift Arithmetic Left)

Operation

ERd (left arithmetic shift) \rightarrow ERd

Assembly-Language Format

SHAL.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	\updownarrow	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Receives the previous value in bit 30.

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the left. Bit 30 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	emonic Operands			Instruction Format						
	Witterfiorfic	Operanus	1st	byte	2nd	d byte	3rd byte	4th byte	States		
Register direct	SHAL.L	#2, ERd	1	0	F	0 erd			1		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 203 of 320

HITACHI

Shift Arithmetic

2.2.58 (1) SHAR (B)

SHAR (SHift Arithmetic Right)

.

Operation	Condition Code							
Rd (right arithmetic shift) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.Z: Set to 1 if the result is zero; otherwise cleared to 0.							
Operand Size Byte	V: Always cleared to 0.C: Receives the previous value in bit 0.							

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 7 shifts into itself. Since bit 7 remains unaltered, the sign does not change.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format							
	winemonic	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States		
Register direct	SHAR.B	Rd	1	1	8	rd			1		

Notes
2.2.58 (2) SHAR (B)

SHAR (SHift Arithmetic Right)

Operation

Rd (right arithmetic shift) \rightarrow Rd

Assembly-Language Format

SHAR.B #2, Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 7 and 6 receive the previous value of bit 7. Since bit 7 remains unaltered, the sign does not change.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format						No. of
	MILEINOINC	Operanus	1st I	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAR.B	#2, Rd	1	1	С	rd			1

Notes

Rev. 3.0, 07/00, page 205 of 320

HITACHI

Shift Arithmetic

2.2.58 (3) SHAR (W)

SHAR (SHift Arithmetic Right)

Operation

Rd (right arithmetic shift) \rightarrow Rd

Assembly-Language Format

SHAR.W Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—	_	_		\Leftrightarrow	\Leftrightarrow	0	\Rightarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 15 shifts into itself. Since bit 15 remains unaltered, the sign does not change.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	winemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAR.W	Rd	1	1	9	rd			1

Notes

Rev. 3.0, 07/00, page 206 of 320

2.2.58 (4) SHAR (W)

SHAR (SHift Arithmetic Right)

Operation

Rd (right arithmetic shift) \rightarrow Rd

Assembly-Language Format

SHAR.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 15 and 14 receive the previous value of bit 15. Since bit 15 remains unaltered, the sign does not change.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	WITEINOTIC	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAR.W	#2, Rd	1	1	D	rd			1

Notes

Rev. 3.0, 07/00, page 207 of 320

HITACHI

Shift Arithmetic

2.2.58 (5) SHAR (L)

SHAR (SHift Arithmetic Right)

Operation

ERd (right arithmetic shift) \rightarrow ERd

Assembly-Language Format

SHAR.L ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\Leftrightarrow	\Leftrightarrow	0	\Rightarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 0.

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 31 shifts into itself. Since bit 31 remains unaltered, the sign does not change.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Witterfiorfic	Operanus	1st byte		2no	d byte	3rd byte	4th byte	States
Register direct	SHAR.L	ERd	1	1	В	0 erd			1

Notes

Rev. 3.0, 07/00, page 208 of 320

2.2.58 (6) SHAR (L)

SHAR (SHift Arithmetic Right)

Operation

ERd (right arithmetic shift) \rightarrow ERd

Assembly-Language Format

SHAR.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 31 and 30 receive the previous value of bit 31. Since bit 31 remains unaltered, the sign does not change.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format					
Mode	Milenonie	operando	1st byte		2nd	l byte	3rd byte	4th byte	States
Register direct	SHAR.L	#2, ERd	1	1	F	0 erd			1

Notes

Rev. 3.0, 07/00, page 209 of 320

HITACHI

Shift Arithmetic

Operation	Condition Code
Rd (left logical shift) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format SHLL.B Rd	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size Byte	V: Always cleared to 0.C: Receives the previous value in bit 7.

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format						
	Willemonic	Operanus	1st I	byte	2nd	byte	3rd byte	4th byte	States	
Register direct	SHLL.B	Rd	1	0	0	rd			1	

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 210 of 320

Operation

Rd (left logical shift) \rightarrow Rd

Assembly-Language Format

SHLL.B #2, Rd

Operand Size

Byte

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 6.

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the left. Bit 6 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	witternottic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLL.B	#2, Rd	1	0	4	rd			1

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Operation	Condition Code								
Rd (left logical shift) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
Assembly-Language Format	H: Previous value remains unchanged.N: Set to 1 if the result is negative; otherwise cleared to 0.Z: Set to 1 if the result is zero; otherwise cleared to 0.								
Operand Size Word	V: Always cleared to 0.C: Receives the previous value in bit 15.								

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
			1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLL.W	Rd	1	0	1	rd			1

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 212 of 320

Assembly-Language Format

SHLL.W #2, Rd

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 14.

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the left. Bit 14 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	witternottic		1st I	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLL.W	#2, Rd	1	0	5	rd			1

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 213 of 320

HITACHI

Shift Logical

Operation	Condition Code
ERd (left logical shift) \rightarrow ERd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0.
Operand Size Longword	V: Always cleared to 0.C: Receives the previous value in bit 31.

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Witemonic		1st I	byte	2n	d byte	3rd byte	4th byte	States
Register direct	SHLL.L	ERd	1	0	3	0 erd			1

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 214 of 320

2.2.59 (6) SHLL (L)

SHLL (SHift Logical Left)

ERd (left logical shift) \rightarrow ERd

Assembly-Language Format

SHLL.L #2, ERd

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	\updownarrow

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 30.

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the left. Bit 30 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Milemonic		1st I	byte	2no	d byte	3rd byte	4th byte	States
Register direct	SHLL.L	#2, ERd	1	0	7	0 erd			1

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Rev. 3.0, 07/00, page 215 of 320

HITACHI

Shift Logical

2.2.60 (1) SHLR (B)

SHLR (SHift Logical Right)

Operation	Condition Code
Rd (right logical shift) \rightarrow Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format SHLR.B Rd	 H: Previous value remains unchanged. N: Always cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. V: Always cleared to 0.
Operand Size	C: Receives the previous value in bit 0.

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 7) is cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
			1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.B	Rd	1	1	0	rd			1

Notes

Rev. 3.0, 07/00, page 216 of 320

2.2.60 (2) SHLR (B)

SHLR (SHift Logical Right)

Operation

Rd (right logical shift) \rightarrow Rd

Assembly-Language Format

SHLR.B #2, Rd

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 7 and 6 are cleared to 0.

Condition Code

T

UIHUNZ

N: Always cleared to 0.

cleared to 0. V: Always cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	witternottic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.B	#2, Rd	1	1	4	rd			1

Notes

C

 \uparrow 0 \uparrow

0

H: Previous value remains unchanged.

Z: Set to 1 if the result is zero: otherwise

C: Receives the previous value in bit 1.

2.2.60 (3) SHLR (W)

SHLR (SHift Logical Right)

Operation	Condition Code
Rd (right logical shift) \rightarrow Rd	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	 H: Previous value remains unchanged. N: Always cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. V: Always cleared to 0.
Operand Size	C: Receives the previous value in bit 0.

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 15) is cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operand			No. of					
	winemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.W	Rd	1	1	1	rd			1

Notes

Rev. 3.0, 07/00, page 218 of 320

2.2.60 (4) SHLR (W)

SHLR (SHift Logical Right)

Operation

Rd (right logical shift) \rightarrow Rd

Assembly-Language Format

SHLR.W #2, Rd

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 15 and 14 are cleared to 0.

Condition Code

T

UIHUNZ

N: Always cleared to 0.

cleared to 0. V: Always cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operand			No. of					
	Willemonic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.W	#2, Rd	1	1	5	rd			1

Notes

Shift Logical

C

 \uparrow 0 \uparrow

0

H: Previous value remains unchanged.

Z: Set to 1 if the result is zero: otherwise

C: Receives the previous value in bit 1.

2.2.60 (5) SHLR (L)

SHLR (SHift Logical Right)

Operation	Condition Code
ERd (right logical shift) \rightarrow ERd	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	 H: Previous value remains unchanged. N: Always cleared to 0. Z: Set to 1 if the result is zero; otherwise cleared to 0. V: Always cleared to 0.
Operand Size	C: Receives the previous value in bit 0.

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 31) is cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			Instruction Format							
Mode	Witemonic	Operations	1st	byte	2n	d byte	3rd byte	4th byte	States		
Register direct	SHLR.L	ERd	1	1	3	0 erd			1		

Notes

Rev. 3.0, 07/00, page 220 of 320

2.2.60 (6) SHLR (L)

SHLR (SHift Logical Right)

Operation

ERd (right logical shift) \rightarrow ERd

Assembly-Language Format

SHLR.L #2, ERd

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 31 and 30 are cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands			Instruction Format						
	witternottic	Operanus	1st	byte	2no	d byte	3rd byte	4th byte	States	
Register direct	SHLR.L	#2, ERd	1	1	7	0 erd			1	

Notes

С

<u>↑</u>

HITACHI

Condition Code

Н·	Previous	value remains	unchanged
11.	1 IC VIOUS	value remains	unenangeu.

- N: Always cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in bit 1.

SLEEP (SLEEP)

Operation

Program execution state \rightarrow power-down mode

Assembly-Language Format

SLEEP

Operand Size

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
	—			_			

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

When the SLEEP instruction is executed, the CPU enters a power-down mode. Its internal state remains unchanged, but the CPU stops executing instructions and waits for an exception-handling request. When it receives an exception-handling request, the CPU exits the power-down mode and begins the exception-handling sequence. Interrupt requests other than NMI cannot end the power-down mode if they are masked in the CPU.

Available Registers

Operand Format and Number of States Required for Execution

ľ	Addressing Mode	Mnemonic Operar	Operands		No. of					
			Operands	1st	byte	2nd	byte	3rd byte	4th byte	States
	_	SLEEP		0	1	8	0			2

Notes

For information about power-down modes, see the relevant microcontroller hardware manual.

Rev. 3.0, 07/00, page 222 of 320

2.2.62 (1) STC (B)

STC (STore from Control register)

Operation

 $CCR \rightarrow Rd$

Assembly-Language Format

STC.B CCR, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_							—

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction copies the CCR contents to an 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode Mnem	Mnemonic	Mnemonic Operands		Instruction Format						
	Witternottic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States	
Register direct	STC.B	CCR, Rd	0	2	0	rd			1	

Notes

Rev. 3.0, 07/00, page 223 of 320

HITACHI

Store CCR

2.2.62 (2) STC (B)

STC (STore from Control register)

Operation

 $EXR \rightarrow Rd$

Assembly-Language Format

STC.B EXR, Rd

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_		_					

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.

C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction copies the EXR contents to an 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	Milenonie	operando	1st I	byte	2nd	byte	3rd byte	4th byte	States
Register direct	STC.B	EXR, Rd	0	2	1	rd			1

Notes

Rev. 3.0, 07/00, page 224 of 320

HITACHI

Store EXR

2.2.62 (3) STC (W)

STC (STore from Control register)

Operation

 $CCR \rightarrow (EAd)$

Assembly-Language Format

STC.W CCR, <EAd>

Operand Size

Word

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
—						—	—

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction copies the CCR contents to a destination location. Although CCR is a byte register, the destination operand is a word operand. The CCR contents are stored at the even address. Undetermined data is stored at the odd address.

Available Registers ERd: ER0 to ER7

Execution
for
Ī
Required
States
1
0
Number
nd
G
ormat
Ĕ
Operand

Addressing	Masura									Instruction Format	n Format					No. of
Mode	Mnemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	oyte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte States	States
Register indirect	STC.W	CCR, @ERd	0	.	4 0	9	ര	1 erd	0							з
Register indirect with	STC.W	CCR, @(d:16, ERd)	0	+	4	9	ш.	1 erd 0	0	q	disp					4
displace- ment	STC.W	CCR, @(d:32, ERd)	0	-	4 0	7	ø	0 erd 0	0	6 6	A 0		đ	disp		9
Register indirect with pre- decrement	STC.W	CCR, @-ERd	0	~	4 0	9	۵	1 erd	0							4
Absolute	STC.W	CCR, @aa:16	0	-	4 0	9	۵	ø	0	D	abs					4
address	STC.W	CCR, @aa:32	0		4	9	8	A	0		a	abs				5

Notes

2.2.62 (4) STC (W)

STC (STore from Control register)

Operation

 $EXR \rightarrow (EAd)$

Assembly-Language Format

STC.W EXR, <EAd>

Operand Size

Word

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_							—

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction copies the EXR contents to a destination location. Although EXR is a byte register, the destination operand is a word operand. The EXR contents are stored at the even address. Undetermined data is stored at the odd address.

Available Registers ERd: ER0 to ER7

Execution
lor
If
Required
\$
Ë
D
S
01
of
-
Number
and
ormat
Ē
Operand]
-

								Instructio	Instruction Format					No. of
U U	Mnemonic Operands	1st byte		l byte	2nd byte 3rd byte		4th byte	5th byte	6th byte	7th byte	8th byte		9th byte 10th byte States	States
STC.W	EXR, @ERd	0 1	4	-	9	6	1 erd 0							3
STC.W	EXR, @(d:16, ERd) 0	0	4	-	9	щ	1 erd 0		disp					4
STC.W	EXR, @(d:32, ERd) 0 1	0	4	-	7	8	8 0 erd 0	8 9	A A		<u>ਰ</u>	disp		9
STC.W	EXR, @-ERd	0	4	-	Q	0	1 erd 0							4
STC.W	EXR, @aa:16	0 1	4	-	9	В	8		abs					4
STC.W	EXR, @aa:32	0	4	-	9	۵	0 4		ច	abs				5

Notes

STC (STore from Control register)

STM (STore from Multiple registers)

Operation

ERn (register list) \rightarrow @-SP

Assembly-Language Format

STM.L <register list>, @-SP

Operand Size

Longword

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
_	_						—

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.

C: Previous value remains unchanged.

Description

This instruction saves a group of registers specified by a register list onto the stack. The registers are saved in ascending order of register number.

Two, three, or four registers can be saved by one STM instruction. The following ranges can be specified in the register list.

Two registers:ER0-ER1, ER2-ER3, ER4-ER5, or ER6-ER7Three registers:ER0-ER2 or ER4-ER6Four registers:ER0-ER3 or ER4-ER7

Available Registers

ERn: ER0 to ER7

HITACHI

Store Data on Stack

STM (STore from Multiple registers)

Addressing	Mnemonic	Onerende			I	nstructio	on Forma	t			No. of
Mode	whemonic	Operands	1st	byte	2nd	byte	3rd	byte	4th	byte	States
_	STM.L	(ERn–ERn+1), @–SP	0	1	1	0	6	D	F	0 ern	7
_	STM.L	(ERn–ERn+2), @–SP	0	1	2	0	6	D	F	0 ern	9
_	STM.L	(ERn–ERn+3), @–SP	0	1	3	0	6	D	F	0 ern	11

Operand Format and Number of States Required for Execution

Notes

When ER7 is saved, the value after effective address calculation (after ER7 is decremented by 4) is saved on the stack.

2.2.64 STMAC

STMAC (STore from MAC register)

Operation

 $MACH \rightarrow ERd$
or
 $MACL \rightarrow ERd$

Assembly-Language Format

STMAC MAC register, ERd

Operand Size

Longword

Store Data from MAC Register

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\uparrow^*	\uparrow^*	\uparrow^*	

- H: Previous value remains unchanged.
- N: Set to 1 if a MAC instruction resulted in a negative MAC register value; otherwise cleared to 0.
- Z: Set to 1 if a MAC instruction resulted in a zero MAC register value; otherwise cleared to 0.
- V: Set to 1 if a MAC instruction resulted in an overflow; otherwise cleared to 0.
- C: Previous value remains unchanged.

Note: * Execution of this instruction copies the N, Z, and V flag values from the multiplier to the condition-code register (CCR). If the STMAC instruction is executed after a CLRMAC or LDMAC instruction with no intervening MAC instruction, the V flag will be 0 and the N and Z flags will have undetermined values.

Description

This instruction moves the contents of a multiply-accumulate register (MACH or MACL) to a general register. If the transfer is from MACH, the upper 22 bits transferred to the general register are a sign extension.

This instruction is supported by the H8S/2600 CPU only.

Available Registers

ERd: ER0 to ER7

STMAC (STore from MAC register)

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	structi	on Format		No. of
Mode	winemonic	Operations	1st	byte	2nc	d byte	3rd byte	4th byte	States
Register direct	STMAC	MACH, ERd	0	2	2	0 ers			1*
Register direct	STMAC	MACL, ERd	0	2	3	0 ers			1*

Note: * A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

Notes

SUB (SUBtract binary)

Operation	Condition Code										
$Rd - Rs \rightarrow Rd$	I UI H U N Z V C										
	$ - - \updownarrow - \updownarrow \updownarrow \updownarrow \updownarrow $										
Assembly-Language Format	H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0.										
SUB.B Rs, Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.										
	Z: Set to 1 if the result is zero; otherwise										
Operand Size	cleared to 0.										
Byte	V: Set to 1 if an overflow occurs; otherwise										
2,00	cleared to 0.										
	C: Set to 1 if there is a borrow at bit 7;										
	otherwise cleared to 0.										

Description

This instruction subtracts the contents of an 8-bit register Rs (source operand) from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Addressing Mode Mnemonic	Operands		Instruction Format					
Mode		Operanus	1st byte	2nd byte	3rd byte	4th byte	States		
Register direct	SUB.B	Rs, Rd	1 8	rs rd			1		

Notes

The SUB.B instruction can operate only on general registers. Immediate data can be subtracted from general register contents by using the SUBX instruction. Before executing SUBX #xx:8, Rd, first set the Z flag to 1 and clear the C flag to 0. The following coding examples can also be used to subtract nonzero immediate data #IMM.

(1)	ORC	#H'05,CCR
	SUBX	#(IMM-1),Rd
(2)	ADD	#(0-IMM),Rd
	XORC	#H'01,CCR

SUB (SUBtract binary)

Operation	Condition Code									
$Rd - (EAs) \rightarrow Rd$	I UI H U N Z V C									
	$\left -\right -\left \left \left \right \right \left \left \right \right \left \left \left \right \right \right \right $									
Assembly-Language Format	H: Set to 1 if there is a borrow at bit 11; otherwise cleared to 0.									
SUB.W <eas>, Rd</eas>	N: Set to 1 if the result is negative; otherwise cleared to 0.									
Operand Size	Z: Set to 1 if the result is zero; otherwise cleared to 0.									
Word	V: Set to 1 if an overflow occurs; otherwise cleared to 0.									
	C: Set to 1 if there is a borrow at bit 15; otherwise cleared to 0.									

Description

This instruction subtracts a source operand from the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format					
Mode	WITEITIOTTIC	iemonic Operands		1st byte		byte	3rd byte	4th byte	States
Immediate	SUB.W	#xx:16, Rd	7	9	3	rd	IMM		2
Register direct	SUB.W	Rs, Rd	1	9	rs	rd			1

Notes

SUB (SUBtract binary)

Operation	Condition Code							
$ERd - (EAs) \rightarrow ERd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0.N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise cleared to 0.							
Operand Size								
Longword	V: Set to 1 if an overflow occurs; otherwise cleared to 0.							
	C: Set to 1 if there is a borrow at bit 31;							

Description

This instruction subtracts a source operand from the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

otherwise cleared to 0.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode Mn	Mnemonic	Operands	Instruction Format								
	Millenionic	inemonic operands	1st	byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	States
Immediate	SUB.L	#xx:32, ERd	7	А	3	0 erd	IMM			3	
Register direct	SUB.L	ERs, ERd	1	А	1 ers	0 erd					1

Notes

2.2.66 SUBS

SUBS (SUBtract with Sign extension)

Operation

 $Rd - 1 \rightarrow ERd$ $Rd - 2 \rightarrow ERd$ $Rd - 4 \rightarrow ERd$

Assembly-Language Format

SUBS #1, ERd SUBS #2, ERd SUBS #4, ERd

Operand Size

Longword

Condition Code

Ι	UI	Η	U	Ν	Ζ	V	С
_							

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction subtracts the immediate value 1, 2, or 4 from the contents of a 32-bit register ERd (destination operand). Unlike the SUB instruction, it does not affect the condition-code flags.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format						
Mode	winemonic	Operatios	1st	byte	e 2nd byte		3rd byte	4th byte	States	
Register direct	SUBS	#1, ERd	1	В	0	0 erd			1	
Register direct	SUBS	#2, ERd	1	В	8	0 erd			1	
Register direct	SUBS	#4, ERd	1	В	9	0 erd			1	

Notes

Rev. 3.0, 07/00, page 237 of 320

HITACHI

Subtract Binary Address Data

SUBX (SUBtract with eXtend carry)

Operation

 $Rd - (EAs) - C \rightarrow Rd$

Assembly-Language Format

SUBX <EAs>, Rd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
		\updownarrow		\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\updownarrow

- H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Previous value remains unchanged when the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0.

Description

This instruction subtracts the source operand and carry flag from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	WITEHTOTTC	Operanus	1st	1st byte 2nd byte 3rd byte		4th byte	States		
Immediate	SUBX	#xx:8, Rd	В	rd	IMM				1
Register direct	SUBX	Rs, Rd	1	Е	rs	rd			1

Notes

Rev. 3.0, 07/00, page 238 of 320

TAS (Test And Set)

Operation

 $@ERd - 0 \rightarrow set/clear CCR$ 1 \rightarrow (<bit 7> of @ERd)

Assembly-Language Format

TAS @ERd

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
—				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction tests a memory operand by comparing it with zero, and sets the condition-code register according to the result. Then it sets the most significant bit (bit 7) of the operand to 1.

Available Registers

ERd: ER0, ER1, ER4, ER5

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format							No. of	
Mode			1st I	byte	2nd	byte	3rd	byte	4th b	yte	States
Register indirect	TAS	@ERd	0	1	E	0	7	В	0 erd	С	4

Notes

Rev. 3.0, 07/00, page 239 of 320

TRAPA (TRAP Always)

Trap Unconditionally

Operation

- When EXR is invalid $PC \rightarrow @-SP$ $CCR \rightarrow @-SP$ $<Vector> \rightarrow PC$
- When EXR is valid PC → @-SP CCR → @-SP EXR → @-SP

<Vector $> \rightarrow$ PC

Assembly-Language Format

TRAPA #x:2

Operand Size

Condition Code

]	[UI	Н	U	Ν	Ζ	V	С
1		*						_

- I: Always set to 1.
- UI: See note.
- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.
- Note: * The UI bit is set to 1 when used as an interrupt mask bit, but retains its previous value when used as a user bit. For details, see the relevant microcontroller hardware manual.

Description

This instruction pushes the program counter (PC) and condition-code register (CCR) onto the stack, then sets the I bit to 1. If the extended control register (EXR) is valid, EXR is also saved onto the stack, but bits I2 to I0 are not modified. Next execution branches to a new address given by the contents of the vector address corresponding to the specified vector number. The PC value pushed onto the stack is the starting address of the next instruction after the TRAPA instruction.

#4	Vector Address					
#x	Normal Mode	Advanced Mode				
0	H'0010 to H'0011	H'000020 to H'000023				
1	H'0012 to H'0013	H'000024 to H'000027				
2	H'0014 to H'0015	H'000028 to H'00002B				
3	H'0016 to H'0017	H'00002C to H'00002F				
TRAPA (TRAP Always)

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Inst	ructio	on Format		No. of
Mode	Millenionie	operando	1st by	yte	2nd b	yte	3rd byte	4th byte	States
Register direct	TRAPA	#x:2	5	7	00 IMM	0			7*

Note: * Eight states when EXR is valid.

Notes

The stack and vector structure differ between normal mode and advanced mode, and depending on whether EXR is valid or invalid.

2.2.70(1) XOR (B)

XOR (eXclusive OR logical)

Exclusive Logical OR

Operation	Condition Code
$\mathrm{Rd} \oplus (\mathrm{EAs}) \to \mathrm{Rd}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format	H: Previous value remains unchanged.
XOR.B <eas>, Rd</eas>	N: Set to 1 if the result is negative; otherwise cleared to 0.
	Z: Set to 1 if the result is zero; otherwise
Onerend Size	cleared to 0. V: Always cleared to 0.

Operand Size

Byte

Always cleared to 0.

C: Previous value remains unchanged.

Description

This instruction exclusively ORs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L. R0H to R7H Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	on Format		No. of
Mode	WITEHTOTTC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	XOR.B	#xx:8, Rd	D	rd	IN	1M			1
Register direct	XOR.B	Rs, Rd	1	5	rs	rd			1

Notes

Rev. 3.0, 07/00, page 242 of 320

2.2.70 (2) XOR (W)

XOR (eXclusive OR logical)

Operation

 $Rd \oplus (EAs) \rightarrow Rd$

Assembly-Language Format

XOR.W <EAs>, Rd

Operand Size

Word

Condition Code

I	UI	Η	U	Ν	Ζ	V	С
_				\updownarrow	\updownarrow	0	

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Description

This instruction exclusively ORs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	structio	on Format		No. of
Mode	WITEITIOTTIC	Operatius	1st	byte	2nd	byte	3rd byte	4th byte	States
Immediate	XOR.W	#xx:16, Rd	7	9	5	rd	IM	M	2
Register direct	XOR.W	Rs, Rd	6	5	rs	rd			1

Notes

Rev. 3.0, 07/00, page 243 of 320

HITACHI

Exclusive Logical OR

XOR (eXclusive OR logical)

Exclusive Logical OR

Operation	Condition Code
$\operatorname{ERd} \oplus (\operatorname{EAs}) \to \operatorname{ERd}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format XOR.L <eas>, ERd</eas>	 H: Previous value remains unchanged. N: Set to 1 if the result is negative; otherwise cleared to 0. Z: Set to 1 if the result is zero; otherwise
	cleared to 0.

Operand Size

Longword

V: Always cleared to 0.

C: Previous value remains unchanged.

Description

This instruction exclusively ORs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7 ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands					Instructio	on Format			No. of
Mode	winemonic	Operands	1st I	byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	States
Immediate	XOR.L	#xx:32, ERd	7	А	5	0 erd		IM	IM		3
Register direct	XOR.L	ERs, ERd	0	1	F	0	65	0 ers 0 erd			2

Notes

XORC (eXclusive OR Control register)

Operation

 $CCR \oplus \#IMM \rightarrow CCR$

Assembly-Language Format

XORC #xx:8, CCR

Operand Size

Byte

Exclusive Logical OR with CCR

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
\updownarrow	\Rightarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\$

I: Stores the corresponding bit of the result.

UI: Stores the corresponding bit of the result.

H: Stores the corresponding bit of the result.

U: Stores the corresponding bit of the result.

N: Stores the corresponding bit of the result.

Z: Stores the corresponding bit of the result.

V: Stores the corresponding bit of the result.

C: Stores the corresponding bit of the result.

Description

This instruction exclusively ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instructio	n Format		No. of
Mode	Milenionie	operando	1st	byte	2nd byte	3rd byte	4th byte	States
Immediate	XORC	#xx:8, CCR	0	5	IMM			1

Notes

2.2.71 (2) XORC

XORC (eXclusive OR Control register)

Operation

 $EXR \oplus \#IMM \rightarrow EXR$

Assembly-Language Format

XORC #xx:8, EXR

Operand Size

Byte

Condition Code

Ι	UI	Н	U	Ν	Ζ	V	С
				—			

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

Description

This instruction exclusively ORs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instructio	on Format		No. of
Mode	Witemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
Immediate	XORC	#xx:8, EXR	0 1	4 1	0 5	IMM	2

Notes

2.3 Instruction Set

Table 2.1Instruction Set

	+u2
@EB	
	2
2	2
4	4
8	8
2	2
4	4
8	8
	2
.N	+
r ∞	
2	2
4	4
8	

Rev. 3.0, 07/00, page 247 of 320

Mnemonic			h	Iressing	Mode	and In:	structi	Addressing Mode and Instruction Length (Bytes)	igth (B)	vtes)								-	
						+u83					Currentian			Condition Code	ition	Cod	e	States*1	- *
	000	ATIC				(וואם) (וואם		PC)			Operation							la	рәри
			xx#	uŊ	@ЕВ	l,b)@		66.0 (d,b)	*@@	_			-	I	z	> z	ပ	Norm	вурА
MOV MOV.L #	MOV.L #xx:32,ERd		9								#xx:32→ERd32		1	1		0 ↔		с С	
MOV.L	MOV.L ERS, ERd	_		2							ERs32→ERd32		1	1	\leftrightarrow	0 ↔	1	-	
MOV.L	MOV.L @ERS,ERd	_		7	4						@ERs→ERd32		1	1	\leftrightarrow	0 ↔		4	
MOV.L	MOV.L @(d:16,ERs),ERd	_				9					@(d:16,ERs)→ERd32		1		\leftrightarrow	0 ↔	1	5	
MOV.L	MOV.L @(d:32,ERs),ERd	_			-	10					@(d:32,ERs)→ERd32		1		\leftrightarrow	0 ↔	1	7	
MOV.L	MOV.L @ERs+,ERd	_				4					@ERs→ERd32,ERs32+4→@ERs32	→@ERs32	Ι	1	\leftrightarrow	0 ↔		5	
MOV.L	MOV.L @aa:16,ERd	Γ					9	6			@aa:16→ERd32				\leftrightarrow	0 ↓		5	
MOV.L	MOV.L @aa:32,ERd	L					3	8			@aa:32→ERd32		Ι		\leftrightarrow	0 ≎		9	
MOV.L	MOV.L ERs,@ERd	_		7	4						ERs32→@ERd		Ι	1	\leftrightarrow	0 ≎		4	
MOV.L	MOV.L ERs, @ (d: 16, ERd)	_				9					ERs32→@(d:16,ERd)		Ι	1	\leftrightarrow	0 ↔		5	
MOV.L	MOV.L ERs, @ (d: 32, ERd)	_			-	10					ERs32→@ (d:32,ERd)		Ι	1	\leftrightarrow	0 ↓		7	
MOV.L	MOV.L ERs, @-ERd	_				4					ERd32-4→ERd32,ERs32→@ERd	:→@ERd	Ι		\leftrightarrow	0 ↓		5	
MOV.L	MOV.L ERs,@aa:16	_					ę	6			ERs32→@aa:16		Ι		4	0 ↓		5	
MOV.L	MOV.L ERs,@aa:32	_					ω	8			ERs32→@aa:32		Ι	1	\leftrightarrow	0 ↔		9	
POP POP.W Rn	Rn	M								2	@SP→Rn16,SP+2→SP		Ι		\leftrightarrow	0 ↓		3	
POPL ERN	ERn	_								4	@ SP→ERn32,SP+4→SP		Ι		\leftrightarrow	0 ≎		5	
PUSH PUSH.W Rn	V Rn	N								2	SP–2→SP,Rn16→@SP		Ι	1	\leftrightarrow	0 ≎		3	
PUSH.L ERn	- ERn	_								4	SP-4→SP,ERn32→@SP		Ι	1	\leftrightarrow	0 ⇔		5	
LDM LDM.L	LDM.L @SP+,(ERm-ERn)	_								4	(@SP→ERn32,SP+4→SP) Repeated for each register restored	 Repeated for 			1			7/9/11*3	ŝ
STM STM.L (STM.L (ERm-ERn),@-SP	_								4	(SP-4→SP,ERn32→@SP) Repeated for each register saved) Repeated for	Ι		1			7/9/11*3	\$3
MOVFPE MOVFP	MOVFPE @aa: 16,Rd	в					7	4			@aa:16→Rd (synchronized with E clock)	ed with		1	\leftrightarrow	0 ≎	I	(1)	
MOVTPE MOVTP	MOVTPE Rs,@aa:16	в					7	4			Rs→@aa:16 (synchronized with E clock)	ad with		1	\leftrightarrow	0 ≎	Ι	(1)	

.	No. of States*1	pəsu	вурА		1	2	-	3	1			_	+	1		1			1	1	1	2	1	с С			-	1	-	-		-		-	_
:	Stat	181	Norm	ľ				.,		·	·				·		Ì			·			Ì	.,	Ì	·	Ì		·		·			·	
			ပ	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	Ι									\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	I	I			Ι		I	I
	ode		>	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	Ι	Ι	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	*	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	Ι	Ι	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow
	Condition Code		N	↔	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	(4	(4	Ι	Ι	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	9	(4	Ι	Ι	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow
	nditi		z	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	Ι	Ι	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	Ι	Ι	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow
	ŝ		т	\leftrightarrow	\leftrightarrow	(2)	(2)	(3)	(3)	\leftrightarrow	\leftrightarrow		Ι	Ι	Ι	Ι	Ι	Ι	Ι	*	\leftrightarrow	(5	(7	(C)	$\widehat{\mathbb{C}}$	\leftrightarrow	\leftrightarrow		Ι	Ι	Ι		Ι	Ι	Ι
			-		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι
	Oneration			Rd8+#xx:8→Rd8	Rd8+Rs8→Rd8	Rd16+#xx:16→Rd16	Rd16+Rs16→Rd16	ERd32+#xx:32→ERd32	ERd32+ERs32→ERd32	Rd8+#xx:8+C→Rd8	Rd8+Rs8+C→Rd8	ERd32+1→ERd32	ERd32+2→ERd32	ERd32+4→ERd32	Rd8+1→Rd8	Rd16+1→Rd16	Rd16+2→Rd16	ERd32+1→ERd32	ERd32+2→ERd32	Rd8 decimal adjust $ ightarrow$ Rd8	Rd8–Rs8→Rd8	Rd16–#xx:16→Rd16	Rd16–Rs16→Rd16	ERd32–#xx:32→ERd32	ERd32–ERs32→ERd32	Rd8–#xx:8–C →Rd8	Rd8–Rs8–C→Rd8	ERd32–1→ERd32	ERd32–2→ERd32	ERd32–4→ERd32	Rd8–1→Rd8	Rd16–1→Rd16	Rd16–2→Rd16	ERd32–1→ERd32	ERd32–2→ERd32
rtes)			-																																
Addressing Mode and Instruction Length (Bytes)			200 200																				_												
on Len			ʻp)@																							_									
structi	+u83		⊐-@																								_								
and In		сияз																					_												
Mode			@EB																																
essing			u N		2		5		2		7	2	2	2	7	2	5	2	2	2	2		5		5		5	2	2	2	7	2	2	2	2
Addr			xx#	2		4		9		2												4		9		2									
-	Size	2		В	В	M	N	L	L	в	в	_	_	L	в	N	N	_	L	В	В	×	>	_	_	в	в	_	_	L	в	N	N	_	
	Mnemonic			ADD.B #xx:8,Rd	ADD.B Rs,Rd	ADD.W #xx:16,Rd	ADD.W Rs,Rd	ADD.L #xx:32,ERd	ADD.L ERS, ERd	ADDX #xx:8,Rd		ADDS #1,ERd		ADDS #4,ERd	INC.B Rd	INC.W #1,Rd	INC.W #2,Rd	INC.L #1, ERd	INC.L #2, ERd	DAA Rd	SUB.B Rs,Rd	SUB.W #xx:16,Rd		SUB.L #xx:32,ERd	SUB.L ERS, ERd	SUBX #xx:8,Rd	SUBX Rs,Rd	SUBS #1, ERd	SUBS #2, ERd	SUBS #4, ERd	DEC.B Rd	DEC.W #1,Rd	DEC.W #2,Rd	DEC.L #1, ERd	DEC.L #2,ERd
				ADD						ADDX		ADDS			INC					DAA	SUB					SUBX		SUBS			DEC				

r

Rev. 3.0, 07/00, page 249 of 320

Mnemonic DAS DAS Rd MULXU MULXU.B Rs,Rd MULXU.W Rs,ERd MULXS.W Rs,ERd MULXS.W Rs,ERd DIVXU.B Rs,Rd DIVXU.B Rs,Rd			Auur	ssing N	lode an	d Instr	Addressing Mode and Instruction Length (Bytes)	Length	հ (Byte	(Si							-
	Sizo					+иЯЭ					Overstine		Condition Code	ition	Code		No. of States*1
		b		u	(u83	@/uଧ		(D4	e								
		**#	xx#	@ЕК ии	l' p) @	I∃-@	66 Ø	l' p) @	200	_		-	∠ ⊥	N N	>	ပ	m oV IsvbA
	В		2								Rd8 decimal adjust →Rd8	Ι	↔ *	\leftrightarrow	*	1	۲
	B		2								Rd8×Rs8→Rd16 (unsigned multiplication)	Ι				1	3 (12*7) *4
	Rd W			2							Rd16×Rs16→ERd32 (unsigned multiplication)	Ι			Ι	1	4 (20*7) *4
	8		4								Rd8×Rs8→Rd16 (signed multiplication)	Ι		\leftrightarrow	1	1	4 (13*7) *5
	Rd W		4								Rd16×Rs16→ERd32 (signed multiplication)	I	↔	\leftrightarrow \leftrightarrow		1	5 (21* ⁷) * ⁵
DIVXU.W Rs,EF	8			2							Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	I	<u>9</u>	(5) (6)	1		12
	M N		7								ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	1	<u>1</u>	(5) (6)	1	1	20
DIVXS DIVXS.B Rs,Rd	B		4								Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (signed division)	Ι	(2)	(9)	1	Ι	13
DIVXS.W Rs, ERd	M N	-	4								ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (signed division)	I	<u> </u>	(2) (2)	1	I	21
CMP CMP.B #xx:8,Rd	Ξ	2									Rd8-#xx:8	Ι	\leftrightarrow	\leftrightarrow \leftrightarrow	\leftrightarrow	\leftrightarrow	-
CMP.B Rs,Rd	В		2								Rd8–Rs8	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
CMP.W #xx:16,Rd	2d V		4								Rd16-#xx:16	Ι	(2)	\leftrightarrow	\leftrightarrow	\leftrightarrow	2
CMP.W Rs,Rd	>	_	7								Rd16–Rs16	Ι	(2)	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
CMP.L #xx:32,ERd	Zd L	9									ERd32-#xx:32	Ι		_	\leftrightarrow	\leftrightarrow	с
CMP.L ERS, ERd	-	_	(1	2							ERd32–ERs32		(3)	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
NEG NEG.B Rd	В		2								0–Rd8→Rd8	Ι	\leftrightarrow	$\leftrightarrow \leftrightarrow$	\leftrightarrow	\leftrightarrow	-
NEG.W Rd	N		2								0–Rd16→Rd16	I	\leftrightarrow	$\leftrightarrow \leftrightarrow$	\leftrightarrow	\leftrightarrow	-
NEG.L ERd	-		2								0-ERd32→ERd32	Ι	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
EXTU EXTU.W Rd	×		2								0→(bits 15 to 8> of Rd16)	Ι	1	↔ 0	0	Ι	-
EXTU.L ERd			2								0→(bits 31 to 16> of ERd32)			≎ 0	0		٢
EXTS EXTS.W Rd	N		(1)	5							(bit 7> of Rd16)→(bits 15 to 8> of Rd16)	Ι		\leftrightarrow	0		-
EXTS.L ERd			(N	8							(bit 15> of ERd32)→(bits 31 to 16> of ERd32) of ERd32)	1	↔ 	\leftrightarrow \leftrightarrow	0		-
TAS TAS @ERd*8	B			4							@ERd-0→set CCR, 1→(bit 7> of @ERd)		↔ 	\leftrightarrow \leftrightarrow	0		4

	5	neer	івурА								
o o	States*1			4			2 * ⁶	2 *6	2 * ⁶	1 *6	1 *6
Z	Š	l6	Norm								
	ø		U		_						
	Condition Code		> z		(8)					\leftrightarrow	\leftrightarrow
	tion		N Z		8					↔	\leftrightarrow
	ondi		∠ ⊥		(8)	_				↔ 	↔
	0		-			_					
	Onseration	00010010		@ERn×@ERm+MAC →MAC (signed	multiplication)	ERn+2→ERn,ERm+2→ERm	0→MACH, MACL	ERs→MACH	ERs→MACL	MACH→ERd	MACL→ERd
s)			_				2				
(Byte:		BI	200								
ength		(၁4	l'p)@			_					
tion L			66 @								
Instruc	+u83	@/uչ	I∃-@	4							
le and		(uช3	l'p)@			_					
ng Mod		u	8 Э @								
Addressing Mode and Instruction Length (Bytes)			uЯ					2	2	2	2
Adc			xx#								
	Cito	010		1				_	_	_	_
	nomon			MAC @ERn+,@ERm+			F9 CLRMAC	⁹ LDMAC ERs, MACH	LDMAC ERs, MACL	STMAC MACH, ERd	STMAC MACL, ERd
				MAC*9			CLRMAC*9	LDMAC*9		STMAC*9	

			Add	Addressing Mode and Instruction Length (Bytes)	Mode a	nd Ins	tructio	n Leng	th (Byte	(s)							- Nor	ÿ
		C.I.O				+uЯЭ					normalization		Condition Code	itior	Coc	e	Stat	States *1
		atio		u	(u83	@/uଧ		(D4	66		Operation						ls	рәри
			xx#	@ЕВ иЯ			66 Ø	(p)	°00	_		-	- -	z	> z	с С	Norm	вурА
AND	AND.B #xx:8,Rd	m	7								Rd8∧#xx:8→Rd8	1		\leftrightarrow	0 ↔			
	AND.B Rs,Rd	B		2							Rd8∧Rs8→Rd8	1	1	\leftrightarrow	0 ↔			
	AND.W #xx:16,Rd	N	4								Rd16∧#xx:16→Rd16	1	1	\leftrightarrow	0 ↔			2
	AND.W Rs, Rd	M		2							Rd16∧Rs16→Rd16	Ι	1	\leftrightarrow	0 ≎			
	AND.L #xx:32,ERd	_	9								ERd32∧#xx:32→ERd32	Ι	1	\leftrightarrow	0 ↔			3
	AND.L ERS, ERd	_		4							ERd32∧ERs32→ERd32		-	\leftrightarrow	0 ≎			2
OR	OR.B #xx:8,Rd	в	2								Rd8∨#xx:8→Rd8		-	\leftrightarrow	0 ≎			
	OR.B Rs,Rd	В		2							Rd8∨Rs8→Rd8		1	\leftrightarrow	0 ↓	-		
	OR.W #xx:16,Rd	M	4								Rd16∨#xx:16→Rd16		1	\leftrightarrow	0 ⇒			2
	OR.W Rs,Rd	Ν		2							Rd16∨Rs16→Rd16		1	\leftrightarrow	0			
	OR.L #xx:32,ERd	_	9								ERd32∨#xx:32→ERd32		1	\leftrightarrow	0 ↔			e
	OR.L ERS, ERd	_		4							ERd32∨ERs32→ERd32	Ι		\leftrightarrow	0 ≎			2
XOR	XOR.B #xx:8,Rd	в	2								Rd8⊕#xx:8→Rd8	Ι	1	\leftrightarrow	0 ≎			
	XOR.B RS,Rd	в		2							Rd8⊕Rs8→Rd8	Ι	1	\leftrightarrow	0 ≎			+
	XOR.W #xx:16,Rd	N	4	_	_	_					Rd16⊕#xx:16→Rd16	Ι	1	\leftrightarrow	0 ↔	1		5
	XOR.W Rs,Rd	×		2							Rd16⊕Rs16→Rd16		-	\leftrightarrow	0 ↔			-
	XOR.L #xx:32,ERd	L	9								ERd32⊕#xx:32→ERd32		-	\leftrightarrow	0 ≎			e
	XOR.L ERS, ERd	Γ		4							ERd32⊕ERs32→ERd32		1	\leftrightarrow	0 ↓			2
NOT	NOT.B Rd	В		2							- Rd8→Rd8		1	\leftrightarrow	0 ↓			
	NOT.W Rd	×		2							- Rd16→Rd16	Ι	1	\leftrightarrow	0 ↔			
	NOT.L ERd	_		2							- Rd32→Rd32	Ι	1	\leftrightarrow	0 ↔			

(3) Logic Operation Instructions

Rev. 3.0, 07/00, page 252 of 320

No. of States*1 малалсеа . ~ ~ . ~ . ~ . ~ . ~ . ~ ~ ~ ~ ~ ~ . ~ . ~ . . . ~ . *_* Normal \leftrightarrow \leftrightarrow $|\leftrightarrow$ \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow $\leftrightarrow \mid \leftrightarrow$ \leftrightarrow \leftrightarrow \leftrightarrow c \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftarrow \leftrightarrow \leftrightarrow \leftrightarrow \sim $\leftrightarrow \leftrightarrow$ \leftrightarrow \leftrightarrow \leftrightarrow 0 0 0 0 0 0 0 0 **Condition Code** > 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 . . \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \sim \sim \leftrightarrow \leftrightarrow \leftarrow N ← \leftarrow *(*--- \leftarrow \leftarrow \sim \leftrightarrow \leftrightarrow 0 z \sim \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \sim \leftrightarrow \sim \rightarrow 0 0 0 0 0 \leftrightarrow 4 \leftrightarrow I I 1 I I 1 т I T T I I I 1 I I I L I L I T T T I I I Ι _ Ι I 1 I I I I T 1 I I I I I I I I I Ι I T T T 1 0 0 ⊔ † Πu -LSB t LSB LSB ß +LSB Operation MSB-MSB-MSB -**MSB** MSB ţ Ļο 10 ப்ப Ċ t Addressing Mode and Instruction Length (Bytes) 00 (0 99 @(q,PC) 00 99 +u83@/u83-@ (uЯ∃,b)@ uЯ∃@ 2 2 2 2 uЯ 2 2 2 2 2 2 N N 2 2 2 2 2 2 N N 2 2 2 2 2 2 2 2 2 2 xx# Size ______ 2 3 1 1 ≥ ≥ ≥ _ _ _ _ а а \geq _ _ _____≥ _ ROTXL.W #2,Rd ROTXL.L #2, ERd ROTXL.B #2,Rd SHAL.L #2,ERd SHAR.L #2, ERd SHLR.L #2,ERd SHAR.W #2.Rd SHLL.L #2, ERd SHAL.W #2,Rd SHLR.W #2,Rd SHAR.B #2,Rd SHLL.W #2,Rd SHLR.B #2,Rd ROTXL.L ERd SHAL.B #2,Rd SHLL.B #2,Rd ROTXL.W Rd SHAR.L ERd ROTXL.B Rd SHAL.L ERd SHAR.W Rd SHLL.L ERd SHLR.L ERd SHAL.W Rd SHLR.W Rd SHAR.B Rd SHLL.W Rd SHLR.B Rd Mnemonic SHAL.B Rd SHLL.B Rd ROTXL SHAR SHLR SHAL SHLL

(4) Shift Instructions

Rev. 3.0, 07/00, page 253 of 320

	÷	naou	вурА																		
	No. or States*1			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	s 2	le	Norm																		
	0		ပ	\leftrightarrow																	
	Condition Code		>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	tion		Ν	\leftrightarrow																	
	ondi		z	\leftrightarrow																	
	Ö		т _																		
				<u> </u>	1					1	1	1		1	1	-					
	Onsertion																				
es)			_																		
ih (Byt		BB	?@@																		
Lengt		PC)	ʻp)@																		
ructior			66 Ø																		
d Insti	+u83	@/uŊ	∃-@																		
ode an		(u83	ʻp)@																		
Addressing Mode and Instruction Length (Bytes)		u	Ø EK																		
ddress			uЯ	2	2	2	2	7	7	7	2	2	2	2	2	2	2	2	7	2	2
Ă			XX#																		
	Ci70	010		ш	В	Μ	Ν	_	_	ш	в	N	≥	Γ	Γ	В	В	N	×	_	_
	Mnemonio			ROTXR.B Rd	ROTXR.B #2,Rd	ROTXR.W Rd	ROTXR.W #2,Rd	ROTXR.L ERd	ROTXR.L #2,ERd	ROTL.B Rd	ROTL.B #2,Rd	ROTL.W Rd	ROTL.W #2,Rd	ROTL.L ERd	ROTL.L #2,ERd	ROTR.B Rd	ROTR.B #2,Rd	ROTR.W Rd	ROTR.W #2,Rd	ROTR.L ERd	ROTR.L#2,ERd
				ROTXR						ROTL						ROTR					

	No. of States*1	pəpu	вурА		4	4	5	6	1	4	4	5	6	-	4	4	5	6	1	4	4	5	6	1	4	4	5	6	1	4	4	5	6
	Stat	le	Norm		7	7		9		7	7	4,		-	7	7			-	7			9	-	7	7	۵,		-				Ű
			С			Ι	Ι	Ι				Ι	Ι	Ι	Ι	Ι		Ι	Ι		Ι		Ι		Ι	Ι		Ι	Ι	Ι	Ι	Ι	I
	Condition Code		>	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	1	Ι
	ion O		N	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	1	Ι		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	1	Ι
	nditi		z	1	1	1							Ι	1	Ι	Ι		Ι	Ι	1	-1	1				Ι	Ι	Ι	Ι	1	1	1	Ι
	ပိ		т	1		1	1						1	1	1	1		1	1	1	1		1					1	1	1	1	1	
			-																						- [0							1	1
	Onerstion			(#xx:3 of Rd8)←1	(#xx:3 of @ERd)←1	(#xx:3 of @aa:8)←1	(#xx:3 of @aa:16)←1	(#xx:3 of @aa:32)←1	(Rn8 of Rd8)←1	(Rn8 of @ERd)←1	(Rn8 of @aa:8)←1	(Rn8 of @aa:16)←1	(Rn8 of @aa:32)←1	(#xx:3 of Rd8)←0	(#xx:3 of @ERd)←0	(#xx:3 of @aa:8)←0	(#xx:3 of @aa:16)←0	(#xx:3 of @aa:32)←0	(Rn8 of Rd8)←0	(Rn8 of @ERd)←0	(Rn8 of @aa:8)←0	(Rn8 of @aa:16)←0	(Rn8 of @aa:32)←0	(#xx:3 of Rd8)← [¬ (#xx:3 of Rd8)]	(#xx:3 of @ERd) ← [¬ (#xx:3 of @ERd)]	(#xx:3 of @aa:8)← [¬ (#xx:3 of @aa:8)]	(#xx:3 of @aa:16) ← [¬ (#xx:3 of @aa:16)]	(#xx:3 of @aa:32) ← [¬ (#xx:3 of @aa:32)]	(Rn8 of Rd8)← [¬ (Rn8 of Rd8)]	(Rn8 of @ERd) ← [¬ (Rn8 of @ERd)]	(Rn8 of @aa:8) ← [¬ (Rn8 of @aa:8)]	(Rn8 of @aa:16) ← [¬ (Rn8 of @aa:16)]	(Rn8 of @aa:32)← [¬ (Rn8 of @aa:32)]
ytes)		pr	-																	_												_	
igth (B			ەھ: 10 %																	_													_
on Len			'p)@															_	_	_	_	_	_									_	_
Addressing Mode and Instruction Length (Bytes)	+11712	@/uŊ	⊐-@			4	9	8			4	9	80			4	9	80		_	4	9	8			4	9	80			4	9	80
and In		сияз																_	_	_	_												_
Mode			979 ВЭ@		4					4					4			_	_	4	_	_	_		4					4			_
essing			шЯ	5	`				2	-				7	,				8	,		_		2	-				7	-			_
Addr			xx#															_		_	_	_	_										_
\vdash			~~#																	_	_	_										_	_
	Size	5		8	Ξ	Ξ	В	В	В	В	В	В	В	۵	۵	۵	В	۵	B	۵	۵	۵	8	В	В	ω	۵	۵	۵	۵	۵	ш	۵
	Mnamonic			BSET #xx:3,Rd	BSET #xx:3, @ERd	BSET #xx:3, @aa:8	BSET #xx:3, @aa:16	BSET #xx:3, @aa:32	BSET Rn,Rd	BSET Rn,@ERd	BSET Rn,@aa:8	BSET Rn,@aa:16	BSET Rn,@aa:32	BCLR #xx:3,Rd	BCLR #xx:3,@ERd	BCLR #xx:3,@aa:8	BCLR #xx:3,@aa:16	BCLR #xx:3,@aa:32	BCLR Rn,Rd	BCLR Rn,@ERd	BCLR Rn, @aa:8	BCLR Rn,@aa:16	BCLR Rn,@aa:32	BNOT #xx:3,Rd	BNOT #xx:3, @ERd	BNOT #xx:3, @aa:8	BNOT #xx:3, @aa:16	BNOT #xx:3, @aa:32	BNOT Rn,Rd	BNOT Rn,@ERd	BNOT Rn,@aa:8	BNOT Rn,@aa:16	BNOT Rn, @aa:32
				BSET										BCLR										BNOT									

Г

Addressing Mode and Instruction Length (Bytes)		
+u83	ВЗ	uya
@/u원 (u원크	(uya	(uya
ʻp)@		@EB
	2	2
4	4	4
	2	0
	4	4
9		
8		
	2	2
	4	4
4		
9		
	2	2
	4	4
	2	2
	4	4
	2	2
	4	4

	Addressing Mode and Instruction Length (Bytes)	ssing mo	ne allo	nnelli		,								
	í.			+u83							Condition Code	tion C	ode	No. or States*1
		u	(uya	@/u⊁		(Da	e		Operation					le
uŊ xx#		ØЕВ	ʻp)@	∃-@	@99	ʻp)@	?@@	_		-	z I	N	>	Norm
2									C∧(#xx:3 of Rd8)→C					+
		4						0	C∧(#xx:3 of @ERd24)→C	I		1		° ⇔
					4			0	C∧(#xx:3 of @aa:8)→C					\$ 3
					9			0	C∧(#xx:3 of @aa:16)→C					¢ 4
					8			0	C∧(#xx:3 of @aa:32)→C					\$ 5
2								0	C∧ [¬ (#xx:3 of Rd8)]→C	Ι		1		↔
		4						0	C∧ [¬ (#xx:3 of @ERd24)]→C	1		1	1	з Ф
					4		_	0	C∧ [┐ (#xx:3 of @aa:8)]→C	1		1	1	° ⇔
					9		_	0	C∧ [¬ (#xx:3 of @aa:16)]→C					\$
					8			0	C∧ [¬ (#xx:3 of @aa:32)]→C					\$ 5
2								0	C√(#xx:3 of Rd8)→C	Ι				\$
		4						0	C∨(#xx:3 of @ERd24)→C	Ι				\$ 3
					4			0	C√(#xx3: of @aa:8)→C	Ι		1		⇒
	-				9			0	C∨(#xx3: of @aa:16)→C					¢ 4
					8			0	C√(#xx3: of @aa:32)→C					\$ 5
2								0	C∨ [¬ (#xx:3 of Rd8)]→C	Ι				\$
		4						0	C∨ [¬ (#xx:3 of @ERd24)]→C	Ι		1		\$ 3
					4			0	C∨ [¬ (#xx:3 of @aa:8)]→C	1		1	1	3
_					9		_	0	C∨ [¬ (#xx:3 of @aa:16)]→C					¢ 4
					8			0	C∨ [¬ (#xx:3 of @aa:32)]→C			1		2 ⇔
2								0	C⊕(#xx:3 of Rd8)→C			1	1	↔ -
		4						0	C⊕(#xx:3 of @ERd24)→C	1		1	1	° ⇔
					4			0	C⊕(#xx:3 of @aa:8)→C	1		1	1	3
					9			0	C⊕(#xx:3 of @aa:16)→C					¢
					8			0	C⊕(#xx:3 of @aa:32)→C			1		≎ ≎
2								0	C⊕[¬ (#xx:3 of Rd8)]→C	Ι		1		+
		4						0	C⊕[¬ (#xx:3 of @ERd24)]→C	Ι				\$ 3
					4			0	C⊕[¬ (#xx:3 of @aa:8)]→C	1		1	1	33
_					9			0	C⊕[¬ (#xx:3 of @aa:16)]→C	1		1		¢ 4
														*

Production Lungth (B)/Mas) Production Lungth (B)/Mas) <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>ſ</th></th<>																				ſ
Mononolic Size				Ρq	dressing) Mode	and Ins	structic	on Leng	th (By	tes)								QN N	*
Mutual Biological Biological Biological Condition Condition <t< th=""><th></th><th>ci no mont</th><th>0</th><th></th><th></th><th></th><th>+u83</th><th></th><th></th><th></th><th></th><th>Constraint</th><th></th><th></th><th>Cond</th><th>lition</th><th>Code</th><th>0</th><th>States</th><th>,</th></t<>		ci no mont	0				+u83					Constraint			Cond	lition	Code	0	States	,
Biol digle display Biol digle display I Max digle display I I Max digle display I I I Max display I </th <th></th> <th></th> <th>azic</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>PC)</th> <th>88</th> <th></th> <th>Operation</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>le</th> <th>pəou</th>			azic						PC)	88		Operation							le	pəou
Biol Conditionisation I				xx#						°00	_		Branch Condition	-					Norm	вvbA
(e) - <td>Bcc</td> <td>BRA d:8(BT d:8)</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2</td> <td></td> <td></td> <td>if condition is true then</td> <td>Always</td> <td> </td> <td></td> <td>· ·</td> <td>· ·</td> <td></td> <td>2</td> <td></td>	Bcc	BRA d:8(BT d:8)	1						2			if condition is true then	Always			· ·	· ·		2	
Bit 6:03) - 2 - <th< td=""><td></td><td>BRA d: 16(BT d:16)</td><td>Ι</td><td></td><td></td><td></td><td></td><td></td><td>4</td><td></td><td></td><td>PC←PC+d</td><td></td><td>Ι</td><td>-</td><td></td><td>· ·</td><td>-</td><td>ю</td><td></td></th<>		BRA d: 16(BT d:16)	Ι						4			PC←PC+d		Ι	-		· ·	-	ю	
(eff cti6) i		BRN d:8(BF d:8)	I						2			else next;	Never	I	-	-		_	2	
i i		BRN d:16(BF d:16)	I						4					I	-	-		-	3	
i i		BHI d:8	Ι						2				Cvz=0	I					2	
i i		BHI d: 16	Ι						4					I				-	з	
With the second secon		BLS d:8	1						2				Cvz=1	Ι	-			-	7	
BHS d:3) -		BLS d:16	Ι						4					I			_		з	
(RHS d:fd)		BCC d:8(BHS d:8)	I						2				C=0	I					2	
BLO d8)		BCC d: 16(BHS d: 16)	I						4								-		3	
(ELO d:16) - <t< td=""><td></td><td>BCS d:8(BLO d:8)</td><td>Ι</td><td></td><td></td><td></td><td></td><td></td><td>2</td><td></td><td></td><td>1</td><td>C=1</td><td>Ι</td><td></td><td></td><td></td><td></td><td>2</td><td></td></t<>		BCS d:8(BLO d:8)	Ι						2			1	C=1	Ι					2	
0 0 0 0 2 0 2 0		BCS d: 16(BLO d: 16)	Ι						4					Ι	-	-	-	_	3	
0 1		BNE d:8	Ι		_	-	_	_	2				Z=0	I	-			_	2	
Z=1 Z		BNE d:16	I						4					I	-			-	3	
0 1		BEQ d:8	I						2				Z=1	I					2	
V=0 1		BEQ d:16	Ι						4					I			-	_	з	
0 1		BVC d:8	1						2				V=0	Ι					2	
		BVC d:16	1						4					Ι					e	
		BVS d:8	Ι						2				V=1						2	
		BVS d:16	I						4					I	-			_	3	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		BPL d:8	I						2				N=0	Ι					2	
		BPL d:16	Ι						4					I				_	з	
$ \left(\begin{array}{cccccccccccccccccccccccccccccccccccc$		BMI d:8	Ι						2				N=1	I					2	
		BMI d:16	1						4					I					з	
5		BGE d:8	I						2				N⊕V=0	I				Ι	2	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		BGE d:16	Ι						4					I				_	з	
2 2 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 1 1 1 1 2 1 1 1 1 1 1 1 2 1 1 1 1 1 1 1 2 1 1 1 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1		BLT d:8							2				N⊕V=1	Ι	-			-	2	
Zv(NeV)=0 V </td <td></td> <td>BLT d:16</td> <td>Ι</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>4</td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>_</td> <td></td> <td>· ·</td> <td></td> <td>e</td> <td></td>		BLT d:16	Ι						4					I	_		· ·		e	
5 4 1 1 2 1 1 1 2 1 1 1		BGT d:8				_	_	_	7				Z√(N⊕V)=0	I					2	
- 2 -		BGT d:16							4					Ι	-	-	·	-	e	
		BLE d:8				_			2				Z√(N⊕V)=1	Ι	_	-	-	_	2	
		BLE d:16	I						4					I		_	_		ო	

uB3
©ЕК иЪ xx#
2
2

			Ad	Addressing Mode and Instruction Length (Bytes)	boM gr	e and	nstruc	tion Le	ngth (Bytes)								2	70
		0110					+u83					noiseine		Conc	lition	Condition Code	e	Sta	States*1
		010			u	(uya	@/uଧ			ee								al	pəpu
			xx#	uЯ	83@	l' p) @	I∃-@	66 <i>0</i>	l'p)@	200	_		-	т	z	> z	U U	Morm	вурА
TRAPA	TRAPA #x:2	I									2	PC→@-SP,CCR→@-SP, EXR→@-SP, <vector>→PC</vector>	-	i			1	(6) 2	8 (9)
RTE	RTE	I										EXR←@SP+,CCR←@SP+, PC←@SP+	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow		5 (9)
SLEEP	SLEEP											Transition to power-down state	I				1		2
LDC	LDC #xx:8,CCR	æ	2								++:	#xx:8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow \leftrightarrow		-
	LDC #xx:8,EXR	В	4								++:	#xx:8→EXR	I	1					2
	LDC Rs,CCR	В		2							-	Rs8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	↔	\leftrightarrow		1
	LDC Rs, EXR	в		2							-	Rs8→EXR							1
	LDC @ERs,CCR	×			4						-	@ERs→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	$\leftrightarrow \leftrightarrow$		в
	LDC @ERs,EXR	N			4						_	@ERs→EXR		1	' 				3
	LDC @(d:16,ERs),CCR	×				9						@(d:16,ERs)→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow		4
	LDC @(d:16,ERs),EXR	×				9						@(d:16,ERs)→EXR			1				4
	LDC @(d:32,ERs),CCR	Ν				10					_	@(d:32,ERs)→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	$\leftrightarrow \leftrightarrow \Rightarrow$		6
	LDC @(d:32,ERs),EXR	M				10					_	@(d:32,ERs)→EXR	I	1					6
	LDC @ERs+,CCR	N					4				_	@ERs→CCR,ERs32+2→ERs32	\leftrightarrow	\leftrightarrow	\leftrightarrow	↔	⇔		4
	LDC @ERs+,EXR	≥					4				-	@ERs→EXR,ERs32+2→ERs32	I		1				4
	LDC @aa:16,CCR	N						9			_	@aa:16→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	$\leftrightarrow \Rightarrow$		4
	LDC @aa:16,EXR	N						9			_	@aa:16→EXR				 			4
	LDC @aa:32,CCR	×						8	_		-	@aa:32→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	$\leftrightarrow \leftrightarrow$		5
	LDC @aa:32,EXR	8						8			_	@aa:32→EXR	I	1					5
																	l		

Mnemonic Size Size Mnemonic Size				Ad	Addressing Mode and Instruction Length (Bytes)	J Mode	and In	struct	ion Lei	ngth (E	sytes)									;
Mututo STC CCR.Rd B Z Mututo Mututo STC CCR.Rd B Z Mututo B Z Mututo HXX Mututo I <		cinomon	0					-ראח					Oversetion		Conc	dition	Coc	e	Stat	No. of States*1
STC CCR,Rd B Z E			atic					าย เป็นที่	.00		pr		Operation						la	рәри
STC CCR, Rd B 2 1 2 1 <th< th=""><th></th><th></th><th></th><th>xx#</th><th>uЯ</th><th></th><th></th><th></th><th></th><th></th><th>- ?@@</th><th>_</th><th></th><th>-</th><th>т</th><th></th><th>> N</th><th>ں ></th><th>Norm</th><th>вурА</th></th<>				xx#	uЯ						- ?@@	_		-	т		> N	ں >	Norm	вурА
FTC E KR, Rd B 2 1 2 1 <t< td=""><td>STC</td><td>STC CCR,Rd</td><td>в</td><td></td><td>7</td><td></td><td></td><td>\vdash</td><td>\vdash</td><td></td><td></td><td></td><td>CCR→Rd8</td><td>1</td><td><u> </u></td><td><u>ا</u></td><td></td><td></td><td></td><td></td></t<>	STC	STC CCR,Rd	в		7			\vdash	\vdash				CCR→Rd8	1	<u> </u>	<u>ا</u>				
STC CCR, @ERd W I I CCR-@ERd V I		STC EXR,Rd	ш		2							ш	EXR→Rd8	I						_
STC EXR,@ERd W I I EXR-@ERd I		STC CCR,@ERd	×			4						0	CCR→@ERd	I	-					8
STC CCR,@(d:16,ERd) W I 6 I C CCR-@(d:16,ERd) I I I STC EXR,@(d:16,ERd) W I 0 I <		STC EXR,@ERd	M			4						ш	EXR→@ERd							33
STC EXR,@(d:16,ERd) W I 6 I		STC CCR, @ (d:16, ERd)	M				9					0	CCR→@ (d:16,ERd)							4
FTC CCR,@(d:32,ERd) W I I CCR~@(d:32,ERd) W I		STC EXR, @ (d:16, ERd)	×				9					ш	EXR→@(d:16,ERd)	I						4
STC E KR, @ (d:32, ERd) W Io Io<		STC CCR, @ (d:32, ERd)	Μ				10					0	CCR→@ (d:32,ERd)	Ι				-		9
STC CCR,@=FRd W I 4 1 E Rd32-2=ERd32,CCR+@FRd I I I STC EXR,@=FRd W N I		STC EXR,@(d:32,ERd)	M				10					ш	EXR→@(d:32,ERd)	Ι						9
STC EXR,@=FRd W I 4 I ERd32-2-ERd32,EXR-@ERd I I I STC CCR,@aa:16 W N I		STC CCR, @-ERd	N				•	4				ш	ERd32–2→ERd32,CCR→@ERd	Ι			 			4
STC CCR,@aa:16 W I C CCR-@aa:16 I I I STC EXR,@aa:16 W N I I C CCR-@aa:16 I I I I STC EXR,@aa:16 W I I I C CCR-@aa:16 I <tdi< td=""><td></td><td>STC EXR,@-ERd</td><td>Ν</td><td></td><td></td><td></td><td></td><td>4</td><td></td><td></td><td></td><td>ш</td><td>ERd32–2→ERd32,EXR→@ERd</td><td>Ι</td><td></td><td></td><td> </td><td></td><td></td><td>4</td></tdi<>		STC EXR,@-ERd	Ν					4				ш	ERd32–2→ERd32,EXR→@ERd	Ι						4
STC EXR,@aa:16 W I 6 6 EXR-@aa:16 I I I STC CRR,@aa:32 W I 8 I CCR-@aa:32 I </td <td></td> <td>STC CCR,@aa:16</td> <td>Ν</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>9</td> <td></td> <td></td> <td>0</td> <td>CCR→@aa:16</td> <td>I</td> <td></td> <td></td> <td> </td> <td> </td> <td></td> <td>4</td>		STC CCR,@aa:16	Ν					_	9			0	CCR→@aa:16	I						4
STC CCR,@aa:32 W B B CCR-@aa:32		STC EXR,@aa:16	N					_	9			ш	EXR→@aa:16	Ι	-	-				4
STCE KN,@aa:32 W B B B C E KN-@aa:32 H <td></td> <td>STC CCR,@aa:32</td> <td>N</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>8</td> <td></td> <td></td> <td>0</td> <td>CCR→@aa:32</td> <td>Ι</td> <td>-</td> <td>-</td> <td> </td> <td> </td> <td></td> <td>5</td>		STC CCR,@aa:32	N					-	8			0	CCR→@aa:32	Ι	-	-				5
NDC #xx8jCCR B 2 0 CCR/#xx8→CCR 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<></th1<>		STC EXR,@aa:32	N				_	-	8	_	_	ш	EXR→@aa:32	Ι	1					5
ANDC #xx.8jEXR B 4 0 EXR.#xx.8jEXR B 4	ANDC	ANDC #xx:8,CCR	в	2								0	CCR∧#xx:8→CCR	\leftrightarrow	\leftrightarrow		\leftrightarrow	$\leftrightarrow \leftrightarrow \Rightarrow$	-	_
ORC #xx:8,CCR B 2 0 CCR∿#xx:8→CCR 1 2 1 2 <th2< th=""> <th2< td="" th<=""><td></td><td>ANDC #xx:8,EXR</td><td>ф</td><td>4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ш</td><td>EXR∧#xx:8→EXR</td><td>I</td><td> </td><td> </td><td> </td><td> </td><td></td><td>2</td></th2<></th2<>		ANDC #xx:8,EXR	ф	4								ш	EXR∧#xx:8→EXR	I						2
ORC #xx:8,EXR B 4 Image: Constraint of the state of the stat	ORC	ORC #xx:8,CCR	В	2								0	CCR√#xx:8→CCR	\leftrightarrow	\leftrightarrow		\leftrightarrow	$\leftrightarrow \\ \leftrightarrow \\ \Rightarrow$	-	_
XORC #xx:8,CCR B 2 O CCR⊕#xx:8→CCR 1 2 1 1 XORC #xx:8,EXR B 4 1		ORC #xx:8,EXR	ш	4								ш	EXR∨#xx:8→EXR	Ι	1					2
XORC #xx:8,EXR B 4 EXR⊕#xx:8→EXR	XORC	XORC #xx:8,CCR	в	2								0	CCR⊕#xx:8→CCR	\leftrightarrow	\leftrightarrow		\leftrightarrow	$\leftrightarrow \leftrightarrow \Rightarrow$	· ·	_
		XORC #xx:8,EXR	В	4			_	_	_		_	ш	EXR⊕#xx:8→EXR	Ι	1	- 	 			2
NOP -	NOP	NOP				_	_	_	_		2	—	PC←PC+2	Ι			 	 		

,	- *	рәэι	івурА	*2 *
	States*1	le	Norm	4+2n*2 4+2n*2
			υ	1
	Condition Code		>	
	on C		И	
	nditio		z	
	ŝ		I	
			-	
	Onorasiton			If R4L $\neq 0$ Repeat @ER5++>@ER6+ ER5+1→ER5 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next; If R4 $\neq 0$ R6+1→ER6 ER5+1→ER6 ER5+1→ER6 ER5+1→ER6 ER5+1→ER6 else next; else next;
s)			_	4 4
(Byte		e	200	
-ength		(၁႕	l'p)@	
ction L			66 <i>0</i>	
Instru	+u83	@/uଧ	@-EI	
de and		(u83	l 'p) @	
ng Mod		u	@ЕК	
Addressing Mode and Instruction Length (Bytes)			uЯ	
Adi			xx#	
	Sizo	070		1
	o incomo M			EEPMOV.B
				EEPMOV

The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. ÷. Notes:

- n is the initial setting of R4L or R4. d
- Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers. с.
- are required for execution of a MULXU instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction One additional state is required for execution immediately after a MULXU, MULXS, or STMAC instruction. Also, a maximum of three additional states (such as NOP) between a MAC instruction and a MULXU instruction, the MULXU instruction will be two states longer. 4
 - For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXS instruction, the MULXS instruction will be one A maximum of two additional states are required for execution of a MULXS instruction within two states after execution of a MAC instruction. state longer. <u>ب</u>
- For example, if there is a one-state instruction (such as NOP) between a MAC instruction and one of these instructions, that instruction will be two states A maximum of three additional states are required for execution of one of these instructions within three states after execution of a MAC instruction. longer. <u>ن</u>
 - For the H8S/2000 CPU.
- Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- These instructions are supported only by the H8S/2600 CPU. *б*
- The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable. Ē
 - Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0. 2
- Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. 3
- Retains its previous value when the result is zero; otherwise cleared to 0. (5)(4)
 - Set to 1 when the divisor is negative; otherwise cleared to 0.
 - Set to 1 when the divisor is zero; otherwise cleared to 0.
- Set to 1 when the quotient is negative; otherwise cleared to 0. (\sim)
- MAC instruction results are indicated in the flags when the STMAC instruction is executed.
 - One additional state is required for execution when EXR is valid.

(8) Block Transfer Instructions

10th byte 9th byte 8th byte 0 IMM 0 7th byte 9 ~ 6th byte 0 Instruction Format 0: IMM 5th byte 0 MM MΜ abs erd 0 0 4th byte ers : 0: (MM 0 IMM 0:IMM MM ö disp disp disp MM abs disp 9 9 9 9 3rd byte 9 0 0: erd 0: erd erd erd erd erd p p P 0 P ē p ē ē 0 ~ 0 0 0 0 0 0 2nd byte 0 ö 0 ö MM MM MM MM disp disp disp disp disp abs 0: IMM 0 erd ers 4 S ~ S ~ 0 ω 6 S S 9 S 9 ш . ო 0 . ო p ω ი ი ∢ ∢ ш ۵ ۵ p ш P 9 ი 9 ∢ 9 <u>_</u> 9 ပ ∢ ∢ 0 m ω 4 . ш ω . ω 2 ŝ Ist byte ∞ 0 0 0 0 0 0 0 ш -~ 9 \sim 0 0 0 ~ ~ 9 4 4 4 ŝ ŝ 4 \sim თ ø ŝ ŝ 4 Size I ш ≥ ш ≥ ≥ ш m <u>ш</u> T ۵ ≥ _ _ _ _ _ ш ш B _ _ m B ш L T I I L L BAND #xx:3,@aa:16 BAND #xx:3,@aa:32 BAND #xx:3,@ERd BAND #xx:3,@aa:8 BRA d:16 (BT d:16) BRN d:16 (BF d:16) ADD.L #xx:32,ERd AND.L #xx:32,ERd BCC d:8 (BHS d:8) Mnemonic ADD.W #xx:16,Rd AND.W #xx:16,Rd ANDC #xx:8,CCR ANDC #xx:8,EXR BRA d:8 (BT d:8) BRN d:8 (BF d:8) AND.L ERS, ERd BAND #xx:3,Rd ADD.B #xx:8,Rd ADD.L ERS, ERd ADDX #xx:8,Rd AND.B #xx:8,Rd ADD.W Rs,Rd ADDS #1,ERd ADDS #2,ERd ADDS #4,ERd AND.W Rs,Rd AND.B Rs,Rd ADD.B Rs,Rd ADDX Rs,Rd BLS d:16 BHI d:16 BHI d:8 BLS d:8 Instruction ADDS ANDC BAND ADDX AND ADD BCC

Table 2.2Instruction Codes

2.4

Instruction Code

Bcc BcC d:16 (BHS d:16) 1 Bcc d:16 (BHS d:16) 5 BCS d:16 (BLO d:16) 4 BNE d:16 (BLO d:16) 4 BC d:16 (BLO d:16) 4 BNE d:16 (BLO d:16) 4 BNE d:16 (BLO d:16) 4 BNE d:16 (BLO d:16) 4 BNC d:16 4 BVC d:18 - 4 BVC d:18 - 4 BVC d:18 - 4 BVC d:16 - 4 BVC d:16 - 4 BVC d:16 - 4	st by	Ond but								
		_	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
		4 0	disp	d						
		disp								
	® 	5 0	disp	d						
	4	disp								
	5	9	disp	d						
	4 7	disp								
	5	7 0	disp	d						
		disp								
1 1	5 8	8	disp	d						
1	6 	disp								
	5 8	0 6	disp	d						
BPL d:8 - 4	4	disp								
BPL d:16 - 5	5	A 0	disp	a						
BMI d:8 - 4	4 	disp								
BMI d:16 - 5	5	о 	disp	a						
BGE d:8 - 4		disp								
BGE d:16 - 5	5	0 0	disp	d						
BLT d:8 - 4	0	disp								
BLT d:16 - 5	5 8	о 	disp	d						
BGT d:8 - 4	ш 	disp								
BGT d:16 - 5	5	о Ш	disp	d						
BLE d:8 — 4	4	disp								
BLE d:16 - 5	5	0	disp	d						
BCLR #xx:3,Rd B 7	7 2	0 IMM rd								
BCLR #xx:3,@ERd B 7	7 D	0 erd 0	7 2 0	0 MMI 0						
BCLR #xx:3,@aa:8 B 7	7 : F	abs	7 2 0	0 MMI 0						
BCLR #xx:3,@aa:16 B 6	6 A	1 8	abs	s	7 2	0 IMMI: 0				
BCLR #xx:3,@aa:32 B 6	6 A	8		abs	s		7 2	0 IMMI 0		
BCLR Rn,Rd B 6	6 2	rn 								
BCLR Rn,@ERd B 7	2	0 erd 0	6 2	0						
BCLR Rn,@aa:8 B 7	7 :: F	abs	6 2	0 						
BCLR Rn,@aa:16 B 6	6 A	1 8	abs	s	6 . 2	0 				
BCLR Rn,@aa:32 B 6	۲ 	00 00 00		abs	S		6	0 E		

action at the										Instructic	Instruction Format				
		010		1st byte	2nd	2nd byte	3rd byte	e	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BIAND	BIAND #xx:3,Rd	в	7	9	1 IMM	p									
	BIAND #xx:3,@ERd	ш	7	ပ 	0 erd	0	7	6	1 IMM 0						
	BIAND #xx:3,@aa:8	В	7	ш	at	abs	7	6 1	1 IMM 0						
	BIAND #xx:3,@aa:16	В	9	Α	1	0		abs		7 6	1 IMM 0				
	BIAND #xx:3,@aa:32	ш	9	₹	ю	0			at	abs		7 6	1 IMM 0		
BILD	BILD #xx:3,Rd	в	7	7	1 IMM	p									
	BILD #xx:3,@ERd	в	7	ပ 	0 erd	0	7	7 1	1 IMM 0						
	BILD #xx:3,@aa:8	в	7	ш	at	abs	7	7 1	1 IMM 0						
	BILD #xx:3,@aa:16	в	9	A	-	0		abs		7 7	1 IMM 0				
	BILD #xx:3,@aa:32	в	9	₹	ю	0			at	abs		7 . 7	1 IMM 0		
BIOR	BIOR #xx:3,Rd	m	2	4	1 IMM	Ð									
	BIOR #xx:3,@ERd	m	2	0	0 erd	0		4	1 IMM 0						
	BIOR #xx:3,@aa:8	m	2	ш	ä	abs	7	4	1 IMM 0						
	BIOR #xx:3,@aa:16	۵	9	∢	-	0		abs		7 4	1 IMM 0				
	BIOR #xx:3,@aa:32	ш	9	<	m	0			at	abs		7 4	1 IMM 0		
BIST	BIST #xx:3,Rd	m	9	~	1 IMM	Ð									
	BIST #xx:3,@ERd	m	2		0 erd	0		7 1	1 IMM 0						
	BIST #xx:3,@aa:8	m	2	ш. 	ä	abs	9	7 1	1 IMM 0						
	BIST #xx:3,@aa:16	в	9	A	1	8		abs		6 7	1 IMM 0				
	BIST #xx:3,@aa:32	ш	9	4	m	ø			at	abs		6 7	1 IMM 0		
BIXOR	BIXOR #xx:3,Rd	۵	2	ъ 	1 IMM	Ð									
	BIXOR #xx:3,@ERd	m	2	0	0 erd	0		5	1 IMM 0						
	BIXOR #xx:3,@aa:8	m	2	ш	ä	abs	7	5	1 IMM 0						
	BIXOR #xx:3,@aa:16	ш	9	∢	-	0		abs		7 5	1 IMM 0				
	BIXOR #xx:3,@aa:32	ш	9	4	ю	0			at	abs		7 5	1 IMM 0		
BLD	BLD #xx:3,Rd	в	7	. 7	0 IMM	p									
	BLD #xx:3, @ERd	в	7	U	0 erd	0	7	7 0	0 IMM 0						
	BLD #xx:3, @aa:8	В	7	ш	at	abs	7	7 0	0 IMM 0						
	BLD #xx:3, @aa:16	ш	9	<	-	0		abs		7 7	0 IMM 0				
	BLD #xx:3, @aa:32	ш	9	4	ю	0			at	abs		7 7	0 IMM 0		
BNOT	BNOT #xx:3,Rd	в	7	-	0 IMM	p									
	BNOT #xx:3,@ERd	ш	7		0 erd	0	7	1	0 IMMI 0						
	BNOT #xx:3,@aa:8	в	7	L	at	abs	7	1 0	0 [MMI] 0						
	BNOT #xx:3,@aa:16	ш	9	<	-	80		abs		7 1	0 IMMI 0				
	BNOT #xx:3,@aa:32	В	9	A	3	8			at	abs		7 1	0 IMMI 0		
	BNOT Rn,Rd	ш	9	-	£	p									

notion l	Macmonio	0.10						Instruction Format	n Format				
		0170	1st	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BNOT	BNOT Rn,@ERd	в	7	٥	0 erd 0	6 1	rn 0						
	BNOT Rn,@aa:8	ш	7	ш. 	abs	6 1	n 0						
	BNOT Rn,@aa:16	в	9	A	1 8	al	abs	6 1	n 0				
	BNOT Rn,@aa:32	۵	9	4	8 		al	abs		6 1	0		
BOR	BOR #xx:3,Rd	в	7	4	0 IMM rd								
	BOR #xx:3,@ERd	۵	2	U	0 erd 0	7 4	0 IMMI 0						
	BOR #xx:3,@aa:8	в	7	ш	abs	7 4	0 IMMI 0						
	BOR #xx:3,@aa:16	۵	9	4	1	al	abs	7 4	0 IMMI 0				
	BOR #xx:3,@aa:32	۵	9	A	0 8		al	abs		7 4	0 IMMI 0		
BSET	BSET #xx:3,Rd	۵	2	0	0 IMM rd								
	BSET #xx:3,@ERd	۵	2		0 erd 0	7 : 0	0 IMMI 0						
	BSET #xx:3,@aa:8	۵	7	LL.	abs	7 0	0 IMMI 0						
	BSET #xx:3,@aa:16	۵	9	∢	1	a	abs	7 0	0 IMM: 0				
	BSET #xx:3,@aa:32	m	9	4	8 8		a	abs		7 0	0 IMMI 0		
	BSET Rn,Rd	۵	9	0	Б Т								
	BSET Rn,@ERd	m	2		0 erd 0	9	0 						
	BSET Rn,@aa:8	۵	2	ш.	abs	9	0 11						
	BSET Rn,@aa:16	m	9	4	1	a	abs	9	0 				
	BSET Rn,@aa:32	в	9	A	3 8		al	abs		9	n 0		
BSR	BSR d:8	Ι	2	2	disp								
	BSR d:16	Ι	2	U	0 0	di	disp						
BST	BST #xx:3,Rd	в	9	- 7	0 IMM rd								
	BST #xx:3, @ERd	۵	2		0 erd 0	6 7	0 IMMI 0						
	BST #xx:3, @aa:8	в	7	ш.	abs	6 7	0 IMM 0						
	BST #xx:3, @aa:16	В	9	A	1 8	al	abs	6 7	0 IMMI 0				
	BST #xx:3, @aa:32	в	9	4	3		al	abs		6 7	0 IMM 0		
BTST	BTST #xx:3,Rd	ш	2	с 	0 IMM rd								
	BTST #xx:3, @ERd	ш	7	ပ	0 erd 0	7 : 3	0 [IMM] 0						
	BTST #xx:3, @aa:8	ш	4	ш	abs	7 3	0 [IMM] 0						
	BTST #xx:3, @aa:16	в	9	<	1 0	al	abs	7 3	0 [MMI] 0				
	BTST #xx:3, @aa:32	в	9	A	3 0		al	abs		7 3	0 IMM 0		
	BTST Rn,Rd	в	9	ю	rn : rd								
	BTST Rn,@ERd	В	7	с 	0 erd 0	6 3	rn 0						
	BTST Rn,@aa:8	ш	7	ш	abs	6	0 						
	BTST Rn,@aa:16	В	9	A	1 0	al	abs	6 3	rn 0				
	BTST Rn,@aa:32	ш	9	4	3		a	abs		9	0 		

notion 1	Macmonio	ci o								Instructio	Instruction Format				
		210		1st byte	2nd	2nd byte	3rd byte	4th	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BXOR	BXOR #xx:3,Rd	В	7	2	0 IMM	p									
	BXOR #xx:3,@ERd	В	7	с 	0 erd	0	7 5	0 IMM	0						
	BXOR #xx:3,@aa:8	В	7	ш	а	abs	7 5	0 IMM	0						
	BXOR #xx:3,@aa:16	в	9	٩	-	0		abs		7 5	0 IMMI 0				
	BXOR #xx:3,@aa:32	в	9	۷	e	0			abs			7 5	0 IMMI 0		
CLRMAC*1 CLRMAC	CLRMAC	Ι	0		A	0									
CMP	CMP.B #xx:8,Rd	ю	۲	2	≧	MMI									
	CMP.B Rs, Rd	ш	-	о 	s	p									
	CMP.W #xx:16,Rd	8	2	െ	2	Þ		IMM							
	CMP.W Rd,Rd	Ν	-	_ 	s	гq									
	CMP.L #xx:32,ERd	L	7	Α	2	0 erd			IMM	-					
	CMP.L ERS, ERd	_	-	ш.	1 ers	1 ers 0 erd									
DAA	DAA Rd	в	0	<u>ц</u>	0	Þ									
DAS	DAS Rd	в	-	L	0	p									
DEC	DEC.B Rd	в	-	A	0	P									
	DEC.W #1,Rd	W	٢	в	5	rd									
	DEC.W #2,Rd	W	-	8	۵										
	DEC.L #1,ERd	-	-	6	2	0 erd									
	DEC.L #2,ERd	Г	-	в	ш	0 erd									
DIVXS	DIVXS.B Rs,Rd	в	0	-	٥	0	5	s	Þ						
	DIVXS.W Rs, ERd	N	0	-	۵	0	5 3	rs	0: erd						
DIVXU	DIVXU.B Rs,Rd	в	2	-	s	Ð									
	DIVXU.W Rs,ERd	×	5	e	rs	0 erd									
EEPMOV	EEPMOV.B	Ι	~	<u>в</u>	5	υ	5	∞	L						
	EEPMOV.W	-	7	В	D	4	5 9	8	L ا						
EXTS	EXTS.W Rd	≥	-	7		Þ									
	EXTS.L ERd	L	1	. 7	ш	0 erd									
EXTU	EXTU.W Rd	W	-	7	5	P									
	EXTU.L ERd	L	٢	. 7	7	0 erd									
INC	INC.B Rd	В	0	₹	0	p									
	INC.W #1,Rd	W	0	В	5	rd									
	INC.W #2,Rd	W	0	е 	٥	rd									
	INC.L #1,ERd	_	0	B	2	0 erd									
	INC.L #2,ERd	_	0	<u>е</u>	ш	0 erd									

Instruction	Macmania	0120								Instru	Instruction Format	mat				
		2710	1st byte	yte	2nd byte	yte	3rd byte	te	4th byte	5th byte		6th byte	7th byte	8th byte	9th byte	10th byte
JMP	JMP @ERn		2	6	0 ern	0										
	JMP @aa:24	1	2	A			abs									
	JMP @aa:8		 2	ш	abs	0										
JSR	JSR @ERn		 ع	۵	0 ern	0										
	JSR @aa:24	1	2	ш			abs									
	JSR @@aa:8	1	 2	ш	abs	6										
LDC	LDC #xx:8,CCR	m	0	7	MMI	-										
	LDC #xx:8,EXR	ш	0	-	4	-	0	2	MMI							
	LDC Rs,CCR	8	0	ю	0	S										
	LDC RS,EXR	ш	0	e		s										
	LDC @ERs,CCR	≥	0	-	4	0	9	6	0 ers 0							
	LDC @ERs,EXR	>	0	-	4	-	9	6	0 ers 0							
	LDC @(d:16,ERs),CCR	≥	0	-	4	0	 9	ш	0 ers 0		disp					
	LDC @(d:16,ERs),EXR	≥	0	-	4	-	9	ш	0 ers 0		disp					
	LDC @(d:32,ERs),CCR	≥	0	-	4	0	2	8	0 ers 0	9	B 2	0		q	disp	
	LDC @(d:32,ERs),EXR	≥	0	-	4	-	2	8	0 ers 0	9	B	0		di	disp	
	LDC @ERs+,CCR	≥	0	-	4	0	9	0	0 ers 0							
	LDC @ERs+,EXR	≥	0	-	4	-	 9	0	0 ers 0							
	LDC @aa: 16,CCR	N	0	1	4	0	9	в	0 0		abs					
	LDC @aa:16,EXR	N	0	1	4	1	9	в	0 : 0		abs					
	LDC @aa:32,CCR	>	0	٦	4	0	9	в	2			abs	6			
	LDC @aa:32,EXR	≥	0	-	4	-	9	в	2			abs	6			
LDM	LDM.L @SP+,(ERn-ERn+1)	_	0	-	-	0	9		7 0 ern+1	7						
	LDM.L @SP+,(ERn-ERn+2)	L	0	1	2	0	9	D	7 0 em+2	+2						
	LDM.L @SP+,(ERn-ERn+3)	_	0	٦	e	0	9	۵	7 0.em+3	+3						
LDMAC*1	LDMAC ERS,MACH	L	0	3	5	0 ers										
	LDMAC ERS,MACL	_	0	3	8	0 ers										
MAC*1	MAC @ERn+,@ERm+		0	-	9	0	9	٥	0 ern 0 erm	E						
MOV	MOV.B #xx:8,Rd	в	ш	rd	MMI	V										
	MOV.B Rs,Rd	В	0	С	rs	p										
	MOV.B @ERs,Rd	в	9	8	0 ers	p										
	MOV.B @(d:16,ERs),Rd	В		Ш	0 ers	rd		disp								
	MOV.B @(d:32,ERs),Rd	в	7	8	0: ers	0	9	A	2 . rd			disp	6			
	MOV.B @ERs+,Rd	ш	9	υ	0 ers	p										
	MOV.B @aa:8,Rd	в	~~	ē	abs											
	MOV.B @aa:16,Rd	в	9	A	0	p		abs								

MOV										Instruct	Instruction Format					
MOV	MINETIONIC		1st	1st byte	2nd	2nd byte	3rd byte	fe	4th byte	5th by te	6th byte	e 7th byte	yte	8th byte	9th byte	10th by te
-	MOV.B @aa:32,Rd	в	9	4	2	g				abs						
	MOV.B Rs,@ERd	ш	9	∞	1 erd	s										
	MOV.B Rs, @(d: 16, ERd)	в	9	ш	1 erd	s		disp	d							
	MOV.B Rs, @(d: 32, ERd)	ш	7	∞	0 erd	0	9	A	A rs			disp				
	MOV.B Rs, @-ERd	m	9	0	1 erd	s										
	MOV.B Rs,@aa:8	m	e	<u>ي</u>	a	abs										
	MOV.B Rs,@aa:16	ш	9	4	∞	s		abs	s							
	MOV.B Rs,@aa:32	в	9	<	۲	s				abs						
	MOV.W #xx:16,Rd	≥	7	ര 	0	p		MMI	Þ							
	MOV.W Rs, Rd	×	0		s	p										
	MOV.W @ERs,Rd	≥	9	ര 	0 ers	Þ										
	MOV.W @(d:16,ERs),Rd	≥	9	ш.	0 ers	Þ		disp	a							
	MOV.W @(d:32,ERs),Rd	≥	2	@	0: ers	0	9	m	2 			disp				
	MOV.W @ERs+,Rd	≥	9	۵	0 ers	p										
	MOV.W @aa:16,Rd	≥	9	<u>6</u>	0	p		abs	s							
	MOV.W @aa:32,Rd	≥	9	<u>6</u>	2	Þ				abs						
	MOV.W Rs, @ERd	≥	9	6 	1 erd	s										
	MOV.W Rs, @(d:16,ERd)	≥	9	ш.	1 erd	S		disp	d							
	MOV.W Rs, @(d:32,ERd)	≥	7	∞	0: erd	0	9	в	A		-	disp				
	MOV.W Rs, @-ERd	×	9	۵	1 erd	rs										
	MOV.W Rs, @aa:16	8	9	<u></u>	80	s		abs	Ş							
	MOV.W Rs, @aa:32	≥	9	<u>_</u>	A	s				abs						
	MOV.L #xx:32,Rd	_	7	4	0	0 erd				IMM						
	MOV.L ERS, ERd	_	0	لد	1: ers	1 ers 0 erd										
	MOV.L @ERS, ERd	_	0		0	0	9	ດ	0 ers 0 erd	7						
	MOV.L @(d:16,ERs),ERd	_	0	-	0	0	9	Ŀ	0 ers 0 erd	7	disp					
	MOV.L @(d:32,ERs),ERd	_	0	.	0	0	7	80	0; ers; 0	9 9	2	erd		di	disp	
	MOV.L @ERs+,ERd	_	0	.	0	0	9		0: ers 0 erd	7						
	MOV.L @aa:16,ERd	_	0	-	0	0	9	в	0 : 0; erd	7	abs					
	MOV.L @aa:32,ERd		0	-	0	0	9	в	2 0: erd	7		abs				
	MOV.L ERs,@ERd	_	0	-	0	0	9	<u>б</u>	1 erd 0 ers	5						
	MOV.L ERs, @ (d:16, ERd)	_	0	-	0	0	 9	ш	1 erd 0 ers		disp					
	MOV.L ERs, @ (d:32, ERd)*2	L	0	-	0	0	7	8	0 erd 0	6 B	A 0	ers		di	disp	
	MOV.L ERs, @-ERd	_	0	-	0	0	9	۵	1 erd 0 ers	S						
	MOV.L ERs,@aa:16	L	0	-	0	0		в	8 0 ers	s	abs					
	MOV.L ERs,@aa:32	_	0	-	0	0	 9	в	A 0 ers	s		abs				

Inctruction	Macmonio	010								Instruction Format	n Format				
		240		1st byte	2nd	2nd byte	3rd byte	4	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
MOVFPE	MOVFPE @aa:16,Rd	ш	9	۷	4	p	-	abs							
MOVTPE	MOVTPE Rs, @aa:16	в	9	4	0	s		abs							
MULXS	MULXS.B Rs,Rd	в	0	-	U	0	5 0	S	D.						
	MULXS.W Rs, ERd	Ν	0	1	с	0	5 2	rs	0 erd						
MULXU	MULXU.B Rs,Rd	в	5	0	sı	p									
	MULXU.W RS,ERd	≥	5	5	s	0 erd									
NEG	NEG.B Rd	в	-	7	80	p									
	NEG.W Rd	Ν	-	7	6	rd									
	NEG.L ERd	_	-	7	8	0 erd									
NOP	NOP	Ι	0	0	0	0									
NOT	NOT.B Rd	ш	-	. 7	0	p									
	NOT.W Rd	×	٢	7	~	p									
	NOT.L ERd	_	-	7	e	0: erd									
OR	OR.B #xx:8,Rd	в	ပ	rd	N	IMM									
	OR.B Rs,Rd	ш	-	4	s	Þ									
	OR.W #xx:16,Rd	Μ	7	6	4	rd	-	MM							
	OR.W Rs,Rd	Ν	9	4	rs	rd									
	OR.L #xx:32,ERd	_	7	4	4	0: erd			IMM	×					
	OR.L ERS, ERd	_	0	1	ш	0	6 4	0 e	0 ers 0 erd						
ORC	ORC #xx:8,CCR	в	0	4	IN.	IMM									
	ORC #xx:8,EXR	в	0	1	4	+	0 4		IMM						
РОР	POP.W Rn	≥	9	۵	2	£									
	POP.L ERn	_	0	1	0	0	6 D	7	: 0: ern						
PUSH	PUSH.W Rn	≥	9	۵	ш	5									
	PUSH.L ERn	_	0	-	0	0	9 0	ш	: 0: ern						
ROTL	ROTL.B Rd	ш	-	2	8	Ð									
	ROTL.B#2,Rd	в	-	. 2	с	p									
	ROTL.W Rd	≥	-	2	6	Ð									
	ROTL.W #2,Rd	≥	-	5		Ð									
	ROTL.L ERd	_	-	5	8	0 erd									
	ROTL.L #2,ERd	_	-	2	ш	0 erd									
ROTR	ROTR.B Rd	ш	-	ю 	~	Ð									
	ROTR.B #2,Rd	ш	-	ю 	с	Ð									
	ROTR.W Rd	≥	-	ю	6	Ð									
	ROTR.W #2,Rd	≥	-	ю 		Ð									

		i							Instruction Format	n Format				
Instruction	Mnemonic	SIZE		1 st byte	2nd	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ROTR	ROTR.L ERd	Г	-	3		0 erd								
	ROTR.L #2,ERd	_	-	e	ш	0 erd								
ROTXL	ROTXL.B Rd	m	-	2	0	p								
	ROTXL.B #2,Rd	в	-	2	4	rd								
	ROTXL.W Rd	≥	-	2	-	p								
	ROTXL.W #2,Rd	≥	-	2	2	p								
	ROTXL.L ERd	_	-	2	e	0 erd								
	ROTXL.L #2,ERd	_	-	5	2	0 erd								
ROTXR	ROTXR.B Rd	m	-	e	0	p								
	ROTXR.B #2,Rd	в	-	3	4	rd								
	ROTXR.W Rd	8	-	е	-	rd								
	ROTXR.W #2,Rd	≥	-	e	2	p								
	ROTXR.L ERd	-	-	e	e	0 erd								
	ROTXR.L #2,ERd	_	-	<i>с</i> о	2	0 erd								
RTE	RTE	1	2	9	7	0								
RTS	RTS	1	2	4	2	0								
SHAL	SHAL.B Rd	ш	-	0	~	p								
	SHAL.B #2,Rd	m	-	0	U	p								
	SHAL.W Rd	>	-	0	6	p								
	SHAL.W #2,Rd	≥	-	0	۵	p								
	SHAL.L ERd	_	-	0	Ω	0 erd								
	SHAL.L #2,ERd	-	-	0	ш	0 erd								
SHAR	SHAR.B Rd	в	۲	-	8	rd								
	SHAR.B #2,Rd	۵	-	-	с	p								
	SHAR.W Rd	8	۲	-	6	rd								
	SHAR.W #2,Rd	×	-	-	۵	rd								
	SHAR.L ERd	_	-	-	в	0 erd								
	SHAR.L #2,ERd	_	-	-	ш	0 erd								
SHLL	SHLL.B Rd	в	-	0	0	p								
	SHLL.B #2,Rd	m	-	0	4	p								
	SHLL.W Rd	8	-	0	-	rd								
	SHLL.W #2,Rd	≥	-	0	5	rd								
	SHLL.L ERd	_	-	0	3	0 erd								
	SHLL.L #2,ERd	_	-	0	7	0 erd								
SHLR	SHLR.B Rd	ю	-	-	0	p								
	SHLR.B #2,Rd	ш	-	-	4	p								

Instruction	Macmonic	010									Instruction Format	ion Forı	mat	,	,		
			1st byte	yte	2nd byte	oyte	3rd byte	/te	4th byte	te	5th byte	6tl	6th byte	7th byte	8th byte	9th byte	10th byte
SHLR		M	-	-	-	rd											
	SHLR.W #2,Rd	>	·····	-	2	rd											
	SHLR.L ERd	_	-	-	3	0 erd											
	SHLR.L #2,ERd		-	-	2	0 erd											
SLEEP	SLEEP		0	-	∞	0											
STC	STC.B CCR,Rd	8	0	5	0	p											
	STC.B EXR,Rd	в	0	2	~	rd											
	STC.W CCR,@ERd	≥	0	-	4	0	9	ດ	1 erd	0							
	STC.W EXR,@ERd	>	0	-	4	-	9	<u>б</u>	1 erd	0							
	STC.W CCR,@(d:16,ERd)	M	0	-	4	0	9	Ľ.	1 erd	0		disp					
	STC.W EXR,@(d:16,ERd)	×		-	4	-	9	Ľ.	1 erd	0		disp					
	STC.W CCR, @(d:32, ERd)	≥	0	-	4	0	~	0	0 erd	0	9 9	A	0		di	disp	
	STC.W EXR,@(d:32,ERd)	≥	0	-	4	-	2	00	0 erd	0	В 	A	0		di	disp	
	STC.W CCR, @-ERd	≥	0	-	4	0	9		1 erd	0							
	STC.W EXR,@-ERd	≥	0	-	4	-	9		1 erd	0							
		≥	0	-	4	0	9	ш	∞	0		abs					
	STC.W EXR,@aa:16	≥	0	-	4	-	9	æ	∞	0		abs					
	STC.W CCR,@aa:32	>	0	-	4	0	 9	в	×	0			abs	0			
	STC.W EXR,@aa:32	N	0	-	4	٢	9	в	A	0			abs	6			
STM	STM.L (ERn-ERn+1), @-SP		0	1	-	0	 9	۵	F 0	0 ern							
	STM.L (ERn-ERn+2), @-SP		0	-	2	0	9	۵	F 0	0 ern							
	STM.L (ERn-ERn+3), @-SP		0	-	 ო	0	9	٥	E L	0: ern							
STMAC*1	STMAC MACH, ERd	L	0	2	2	0 ers											
	STMAC MACL, ERd	L	0	2	3	0: ers											
SUB	SUB.B Rs,Rd	в	-	8	2 2	p											
	SUB.W #xx:16,Rd	N	7	6	3	rd		IMM	N								
	SUB.W Rs,Rd	×		6		p											
	SUB.L #xx:32,ERd	_	7	A	3	0 erd				IMM							
	SUB.L ERS, ERd		-	A	1 ers 0 erd	0: erd											
SUBS	SUBS #1,ERd			в	0	0: erd											
	SUBS #2,ERd		-	в	8	0 erd											
	SUBS #4,ERd	_		в	6	0 erd											
SUBX	SUBX #xx:8,Rd	В	 В	rd	IMM	M											
		ш	-	ш	S	p											
TAS	e	8	0	-	ш	0	7	6	0 erd	с							
TRAPA	TRAPA #x:2		2	~	MMI :00	0											

Instruction	Mnemonic	Siza						Instruction Format	n Format				
		240	1st	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
XOR	XOR.B #xx:8,Rd	m		d	MMI								
	XOR.B RS,Rd	۵	-	2	rs								
	XOR.W #xx:16,Rd	≥	4	6	5 d		MM						
	XOR.W Rs,Rd	≥	9	2	rs 								
	XOR.L #xx:32,ERd	_	-	A	5 0 erd		ĭ	MM					
	XOR.L ERS, ERd	_	0	-	0		0 ers 0 erd						
XORC	XORC #xx:8,CCR	æ	0	2	MMI								
	XORC #xx:8,EXR	m	0	-	4	0	IMM						

Notes: 1. These instructions are supported by the H8S/2600 CPU only.

- Bit 7 of the 4th byte of the MOV.L ERs, @(d:32,ERd) instruction can be either 1 or 0.
 Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Legend

Immediate data (2, 3, 8, 16, or 32 bits)	Absolute address (8, 16, 24, or 32 bits)	
:MM:	abs:	

- Displacement (8, 16, or 32 bits) disp:
- Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to operand symbols Rs, Rd, and Rn.) rs, rd, rn:
- ers, erd, ern, erm: Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and erm correspond to operand symbols ERs, ERd, ERn, and ERm.)

The register fields specify general registers as follows.

8-Bit Register	General Register	ROH	R1H		R7H	ROL	R1L		R7L
8-Bi	Register Field	0000	0001		0111	1000	1001	 	1111
16-Bit Register	General Register	RO	R1		R7	EO	E1		E7
16-Bi	Register Field	0000	0001		0111	1000	1001	 	1111
Address Register 32-Bit Register	General Register	ERO	ER1		ER7				
Addre 32-Bit	Register Field	000	001		111				

Operation Code Map 2.5

Table 2.3 shows an operation code map.

Table 2.3 Operation Code Map (1)

Operation Code: 1st byte 2nd byte AH AL BH BH BL Instruction when most significant bit of BH is 0.	AH 0 1 2 3 4 5 6 7 8 9 A B C D E F	0 NOP Table 2.3 (2) STGsTMAC*^* DDC XORC ANDC LDC LDC ADD Table 2.3 (2) Table 2.3 (2) MOV ADDX Table 2.3	1 Table 2.3 (2) Table 2.3 (2) Table 2.3 (2) Table 2.3 (2) OR AND Table 2.3 (2) SUB Table 2.3 (2) Table 2.3 (2) CMP SUBK Table 2.3 (2)	2	3 MOV.B	4 BRA BRN BHI BLS BCC BCS BNE BEQ BVC BVS BPL BMI BGE BLT BGT BLE	5 MULXU DIVXU MULXU DIVXU RTS BSR RTE TRAPA Table 23 (2) JMP BSR JSR	DAVAT DAVA OR XOR AND BST	BINUI BULIN BISI BOR BXOR BAND BLD BIOR BIXOR BIAND	8 ADD	9 ADDX	A CMP	B SUBX	C	D XOR	E AND	ROV MOV	Note: * These instructions are supported by the H8S/2600 CPU only.	Operati AH AL 1 1 2 2 8 3 8 3 9 9 8 4 7 7 7 7 8 8 9 9 9 9 8 8 8 7 7 7 7 7 8 8 9 9 9 9 9 9 9 7 7 7 7 7 8 8 9 9 9 9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ion Code: 0 NOP 1able 2.3 (2) 1able 2.3 (2) BRA MULXU BSET	1st t 1 AH 1 Table 2.3 (2) 1 Table 2.3 (2) 1 DNXU DNXU BRN BRN	byte AL BHI MULXU BCLR BCLR are suppo	2nd byte BH BL BL 3 3 1Table 2.3 (2) 1Table 2.3 (2)	HSS/2600 H3S/2600 H3S/2000 H30	Participation of the second s	AND AND 6 6 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Instructio - Instructio MO MO MO MO MO MO MO MO MO MO	n when m n when m when m 8 8 8 8 8 8 8 8 7 8 0 0 0 0 0 0 0 0 0 0	ost signific ost signific BVS DD DD DD	ant bit of B ant bit of B Table 2.3 (2) Table 2.3 (2) Table 2.3 (2)	H is 0. H is 1. Table 2.3 (2) EEEPMOV			BGT BGT SUBX	ELE BLE
--	--	--	---	---	---------	---	--	---------------------------	---	-------	--------	-------	--------	---	-------	-------	---------	--	---	---	--	---	--	--	---	---	--	--	---	---	--	--	--	--------------	---------

Rev. 3.0, 07/00, page 274 of 320

AH AL BH	0	-	2	3	4	5	9	7	8	6	A	B	U	٥	ш	ш
01	MOV	MD		STM	LDC STC		MAC*		SLEEP		CLRMAC*		Table 2.3 (3) Table 2.3 (3)	Table 2.3 (3)	TAS	Table 2.3 (3)
0A	INC											A	ADD			
OB	ADDS					NC		INC	ADDS	S				INC		INC
OF	DAA											Ň	MOV			
10	SH	SHLL			SHLL			SHLL	SHAL	٩L			SHAL			SHAL
11	ΗS	SHLR			SHLR			SHLR	SHAR	JR			SHAR			SHAR
12	RO ⁻	ROTXL			ROTXL			ROTXL	ROTL	2			ROTL			ROTL
13	ROI	ROTXR			ROTXR			ROTXR	ROTR	R			ROTR			ROTR
17	N	NOT		NOT		EXTU		EXTU	NEG	U		NEG		EXTS		EXTS
1A	DEC											SI	SUB			
1B	SUBS					DEC		DEC	SUBS	SS				DEC		DEC
4Ε	DAS											Ð	CMP			
85	BRA	BRN	IHB	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
6A	NOM	Table 2.3 (4)	MOV	Table 2.3 (4)	Table 2.3 (4) MOVFPE				NOV		MOV		MOVTPE			
79	MOV	ADD	CMP	SUB	OR	XOR	AND									
ΤA	MOV	ADD	CMP	SUB	OR	XOR	AND									
Note: * Th	ese instruc	tions are su	upported b	by the H8S/	Note: * These instructions are supported by the H8S/2600 CPU only.	only.										

Table 2.3Operation Code Map (2)

2nd byte BH BL

1st byte H AL

ΗA

Operation Code:

Rev. 3.0, 07/00, page 275 of 320



Notes: 1. The letter "r" indicates a register field.

Table 2.3 Operation Code Map (3)

Rev. 3.0, 07/00, page 276 of 320

^{2.} The letters "aa" indicate an absolute address field.
АН							5		סווו האום	2) (2						
ī	AL	ВН	BL	о Н	D CL	DH DT	Ŧ	Е	Ŧ	Ŀ						
ī												nstruction	n when r r when r	nost signi Iost signi	Instruction when most significant bit of FH is 0 Instruction when most significant bit of FH is 1.	of FH is of FH is
	-	2	3	4	5	9	7	8		6	A	В	U	۵	ш	ш
6A10aaaa6*			1011													
6A10aaaa7*			- R	BOR BIOR	× N	DR BAND BIXOR BIAND	BLD BLD	\ <u>q</u>								
							BST BIS	BIST								
		BULK														
BSET	BNOT	BCLR														

		Instruction when most significant bit of HH is 0. Instruction when most significant bit of HH is 1.
8th byte	Ŧ	en most s en most s
8th b	Ŧ	tion whe tion whe
7th byte	GL	
7th	НЭ	
6th byte	FL	
6th I	ΗH	
5th byte	EL	
5th	H	
4th byte	DL	
4th I	Н	
3rd byte	CL	
3rd	Ю	
2nd byte	BL	
2nd	ВН	
Ist byte	AL	
1st	АН	
peration Code:		

EL FHFLGH	0	1	2	3	4	5	6	7	8	6	A	В	С	D	Е	F
$6A30aaaaaaaa6^{*}$				TOTO												
6A30aaaaaaa7*					BOR BIOR	BIOR BIXOR	BAND BIANC									
$6A38aaaaaaa6^*$	DOET	TONG						BST BIST								
6A38aaaaaaaa7*	DOC		DCLR													

Note: * The letters "aa" indicate an absolute address field.

Table 2.3 **Operation Code Map (4)**

Rev. 3.0, 07/00, page 277 of 320

2.6 Number of States Required for Instruction Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the CPU. Table 2.5 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table 2.4 indicates the number of states required for each cycle, depending on its size. The number of states required for each cycle depends on the product. See the hardware manual named for the relevant product for details. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = $I \times S_1 + J \times S_1 + K \times S_{\kappa} + L \times S_1 + M \times S_{M} + N \times S_{N}$

Examples: Advanced mode, program code and stack located in external memory, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFC7:8

From table 2.5:

I = L = 2, J = K = M = N = 0

From table 2.4:

 $S_{1} = 4$, $S_{1} = 2$

Number of states required for execution = $2 \times 4 + 2 \times 2 = 12$

2. JSR @@30

From table 2.5:

 $I = J = K = 2, \quad L = M = N = 0$

From table 2.4:

 $S_{I} = S_{I} = S_{\kappa} = 4$

Number of states required for execution $= 2 \times 4 + 2 \times 4 + 2 \times 4 = 24$

Table 2.4Number of States per Cycle

					Access	Conditions		
			On-Chi	p Supporting		Extern	al Device	
			Module		8-B	lit Bus	16-E	Bit Bus
Cycle		On-Chip Memory	8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	S,	1	2n	n	4	6 + 2m	2	3 + m*
Branch address rea	d S _J							
Stack operation	Sκ							
Byte data access	$S_{\scriptscriptstyle L}$		n		2	3 + m		
Word data access	S _м		2n		4	6 + 2m		
Internal operation	S_{N}	1	1	1	1	1	1	1

Note: * For the MOVFPE and MOVTPE instructions, refer to the relevant microcontroller hardware manual.

Legend

m: Number of wait states inserted into external device access

n: Number of states required for access to an on-chip supporting module. For the specific number, refer to the relevant microcontroller hardware manual.

Table 2.5 Number of Cycles in Instruction Execution

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
ADD	ADD.B #xx:8,Rd	1					
	ADD.B Rs,Rd	1					
	ADD.W #xx:16,Rd	2					
	ADD.W Rs,Rd	1					
	ADD.L #xx:32,ERd	3					
	ADD.L ERs,ERd	1					
ADDS	ADDS #1/2/4,ERd	1					
ADDX	ADDX #xx:8,Rd	1					
	ADDX Rs,Rd	1					
AND	AND.B #xx:8,Rd	1					
	AND.B Rs,Rd	1					
	AND.W #xx:16,Rd	2					
	AND.L #xx:32,ERd	3					
	AND.L ERs,ERd	2					
ANDC	ANDC #xx:8,CCR	1					
	ANDC #xx:8,EXR	2					
BAND	BAND #xx:3,Rd	1					
	BAND #xx:3,@ERd	2			1		
BANI BANI Bcc BRA	BAND #xx:3,@aa:8	2			1		
	BAND #xx:3,@aa:16	3			1		
	BAND #xx:3,@aa:32	4			1		
	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16 (BT d:16)	2					1
	BRN d:16 (BF d:16)	2					1

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	Μ	Ν
Bcc	BHI d:16	2					1
	BLS d:16	2					1
	BCC d:16 (BHS d:16)	2					1
	BCS d:16 (BLO d:16)	2					1
	BNE d:16	2					1
	BEQ d:16	2					1
	BVC d:16	2					1
	BVS d:16	2					1
	BPL d:16	2					1
	BMI d:16	2					1
	BGE d:16	2					1
	BLT d:16	2					1
	BGT d:16	2					1
	BLE d:16	2					1
BCLR	BCLR #xx:3,Rd	1					
	BCLR #xx:3,@ERd	2			2		
	BCLR #xx:3,@aa:8	2			2		
	BCLR #xx:3,@aa:16	3			2		
	BCLR #xx:3,@aa:32	4			2		
	BCLR Rn,Rd	1					
	BCLR Rn,@ERd	2			2		
	BCLR Rn,@aa:8	2			2		
	BCLR Rn,@aa:16	3			2		
	BCLR Rn,@aa:32	4			2		
BIAND	BIAND #xx:3,Rd	1					
	BIAND #xx:3,@ERd	2			1		
	BIAND #xx:3,@aa:8	2			1		
	BIAND #xx:3,@aa:16	3			1		
	BIAND #xx:3,@aa:32	4			1		
BILD	BILD #xx:3,Rd	1					
	BILD #xx:3,@ERd	2			1		
	BILD #xx:3,@aa:8	2			1		
	BILD #xx:3,@aa:16	3			1		
	BILD #xx:3,@aa:32	4			1		
BIOR	BIOR #xx:8,Rd	1			•		
Dioit	BIOR #xx:8,@ERd	2			1		
	BIOR #xx:8,@aa:8	2			1		
	BIOR #xx:8,@aa:16	3			1		
	BIOR #xx:8,@aa:32	4			1		
	DIVIN #XX.0, @aa.32	4			•		

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
BIST	BIST #xx:3,Rd	1					
	BIST #xx:3,@ERd	2			2		
	BIST #xx:3,@aa:8	2			2		
	BIST #xx:3,@aa:16	3			2		
	BIST #xx:3,@aa:32	4			2		
BIXOR	BIXOR #xx:3,Rd	1					
	BIXOR #xx:3,@ERd	2			1		
	BIXOR #xx:3,@aa:8	2			1		
	BIXOR #xx:3,@aa:16	3			1		
	BIXOR #xx:3,@aa:32	4			1		
BLD	BLD #xx:3,Rd	1					
	BLD #xx:3,@ERd	2			1		
	BLD #xx:3,@aa:8	2			1		
	BLD #xx:3,@aa:16	3			1		
	BLD #xx:3,@aa:32	4			1		
BNOT	BNOT #xx:3,Rd	1					
	BNOT #xx:3,@ERd	2			2		
	BNOT #xx:3,@aa:8	2			2		
	BNOT #xx:3,@aa:16	3			2		
	BNOT #xx:3,@aa:32	4			2		
	BNOT Rn,Rd	1					
	BNOT Rn,@ERd	2			2		
	BNOT Rn,@aa:8	2			2		
	BNOT Rn,@aa:16	3			2		
	BNOT Rn,@aa:32	4			2		
BOR	BOR #xx:3,Rd	1					
	BOR #xx:3,@ERd	2			1		
	BOR #xx:3,@aa:8	2			1		
	BOR #xx:3,@aa:16	3			1		
	BOR #xx:3,@aa:32	4			1		
BSET	BSET #xx:3,Rd	1					
	BSET #xx:3,@ERd	2			2		
	BSET #xx:3,@aa:8	2			2		
	BSET #xx:3,@aa:16	3			2		
	BSET #xx:3,@aa:32	4			2		
	BSET Rn,Rd	1					
	BSET Rn,@ERd	2			2		
	BSET Rn,@aa:8	2			2		
	BSET Rn,@aa:16	3			2		
	BSET Rn,@aa:32	4			2		

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	к	L	М	N
BSR	BSR d:8	Normal	2		1			
		Advanced	2		2			
	BSR d:16	Normal	2		1			1
		Advanced	2		2			1
BST	BST #xx:3,Rd		1					
	BST #xx:3,@E	Rd	2			2		
	BST #xx:3,@aa	a:8	2			2		
	BST #xx:3,@aa	a:16	3			2		
	BST #xx:3,@aa	a:32	4			2		
BTST	BTST #xx:3,Rc	I	1					
	BTST #xx:3,@	ERd	2			1		
	BTST #xx:3,@	aa:8	2			1		
	BTST #xx:3,@	aa:16	3			1		
	BTST #xx:3,@	aa:32	4			1		
	BTST Rn,Rd		1					
	BTST Rn,@ER	d	2			1		
	BTST Rn,@aa	8	2			1		
	BTST Rn,@aa	:16	3			1		
	BTST Rn,@aa	:32	4			1		
BXOR	BXOR #xx:3,R	d	1					
	BXOR #xx:3,@	ERd	2			1		
	BXOR #xx:3,@	aa:8	2			1		
	BXOR #xx:3,@	aa:16	3			1		
	BXOR #xx:3,@	aa:32	4			1		
CLRMAC*	CLRMAC		1					1* ³
CMP	CMP.B #xx:8,F	ld	1					
	CMP.B Rs,Rd		1					
	CMP.W #xx:16	,Rd	2					
	CMP.W Rs,Rd		1					
	CMP.L #xx:32,	ERd	3					
	CMP.L ERs,EF	Rd	1					
DAA	DAA Rd		1					
DAS	DAS Rd		1					
DEC	DEC.B Rd		1					
	DEC.W #1/2,R	d	1					
	DEC.L #1/2,EF		1					
DIVXS	DIVXS.B Rs,R	ł	2					11
	DIVXS.W Rs,E		2					19
DIVXU	DIVXU.B Rs,R		1					11
	DIVXU.W Rs,E		1					19

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	К	L	М	Ν
EEPMOV	EEPMOV.B		2			2n + 2*1		
	EEPMOV.W		2			2n + 2*1		
EXTS	EXTS.W Rd		1					
	EXTS.L ERd		1					
EXTU	EXTU.W Rd		1					
	EXTU.L ERd		1					
INC	INC.B Rd		1					
	INC.W #1/2,Rd		1					
	INC.L #1/2,ERd		1					
JMP	JMP @ERn		2					
	JMP @aa:24		2					1
	JMP @@aa:8	Normal	2	1				1
		Advanced	2	2				1
JSR	JSR @ERn	Normal	2		1			
		Advanced	2		2			
	JSR @aa:24	Normal	2		1			1
		Advanced	2		2			1
	JSR @@aa:8	Normal	2	1	1			
		Advanced	2	2	2			
LDC	LDC #xx:8,CCR		1					
	LDC #xx:8,EXR		2					
	LDC Rs,CCR		1					
	LDC Rs,EXR		1					
	LDC @ERs,CCR	ł	2				1	
	LDC @ERs,EXR		2				1	
	LDC @(d:16,ERs		3				1	
	LDC @(d:16,ERs	-	3				1	
	LDC @(d:32,ERs		5				1	
	LDC @(d:32,ERs		5				1	
	LDC @ERs+,CC		2				1	1
	LDC @ERs+,EX		2				1	1
	LDC @aa:16,CC		3				1	
	LDC @aa:16,EX		3				1	
	LDC @aa:32,CC		4				1	
	LDC @aa:32,EX		4				1	
LDM	LDM.L @SP+,(E		2		4			1
	LDM.L @SP+,(E		2		6			1
	LDM.L @SP+,(E	,	2		8			1
LDMAC*	LDMAC ERs,MA		1					1* ³
	LDMAC ERs,MA		1					1* ³

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	м	Ν
MAC*	MAC @ERn+,@ERm+	2				2	
MOV	MOV.B #xx:8,Rd	1					
	MOV.B Rs,Rd	1					
	MOV.B @ERs,Rd	1			1		
	MOV.B @(d:16,ERs),Rd	2			1		
	MOV.B @(d:32,ERs),Rd	4			1		
	MOV.B @ERs+,Rd	1			1		1
	MOV.B @aa:8,Rd	1			1		
	MOV.B @aa:16,Rd	2			1		
	MOV.B @aa:32,Rd	3			1		
	MOV.B Rs,@ERd	1			1		
	MOV.B Rs,@(d:16,ERd)	2			1		
	MOV.B Rs,@(d:32,ERd)	4			1		
	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	
	MOV.W Rs,@(d:16,ERd)	2				1	
	MOV.W Rs,@(d:32,ERd)	4				1	
	MOV.W Rs,@-ERd	1				1	1
	MOV.W Rs,@aa:16	2				1	
	MOV.W Rs,@aa:32	3				1	
	MOV.L #xx:32,ERd	3					
	MOV.L ERs,ERd	1					
	MOV.L @ERs,ERd	2				2	
	MOV.L @(d:16,ERs),ERd	3				2	
	MOV.L @(d:32,ERs),ERd	5				2	
	MOV.L @ERs+,ERd	2				2	1
	MOV.L @aa:16,ERd	3				2	
	MOV.L @aa:32,ERd	4				2	
	MOV.L ERs,@ERd	2				2	

N
1
 1
1
2* ³
11
3* ³
19
2 * ³
11
3 * ³
19
1
1
1
1

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	К	L	Μ	Ν
ROTR	ROTR.B Rd		1					
	ROTR.B #2,Rd		1					
	ROTR.W Rd		1					
	ROTR.W #2,Ro	ł	1					
	ROTR.L ERd		1					
	ROTR.L #2,ER	d	1					
ROTXL	ROTXL.B Rd		1					
	ROTXL.B #2,R	d	1					
	ROTXL.W Rd		1					
	ROTXL.W #2,F	Rd.	1					
	ROTXL.L ERd		1					
	ROTXL.L #2,E	Rd	1					
ROTXR	ROTXR.B Rd		1					
	ROTXR.B #2,R	d	1					
	ROTXR.W Rd		1					
	ROTXR.W #2,F	Rd	1					
	ROTXR.L ERd		1					
	ROTXR.L #2,E	Rd	1					
RTE	RTE		2		2/3 *1			1
RTS	RTS	Normal	2		1			1
		Advanced	2		2			1
SHAL	SHAL.B Rd		1					
	SHAL.B #2,Rd		1					
	SHAL.W Rd		1					
	SHAL.W #2,Rc		1					
	SHAL.L ERd		1					
	SHAL.L #2,ER	b	1					
SHAR	SHAR.B Rd		1					
	SHAR.B #2,Rd		1					
	SHAR.W Rd		1					
	SHAR.W #2,Ro	ł	1					
	SHAR.L ERd		1					
	SHAR.L #2,ER	d	1					
SHLL	SHLL.B Rd		1					
	SHLL.B #2,Rd		1					
	SHLL.W Rd		1					
	SHLL.W #2,Rd		1					
	SHLL.L ERd		1					
	SHLL.L #2,ERG	J	1					

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	К	L	М	Ν
SHLR	SHLR.B Rd		1					
	SHLR.B #2,Rd		1					
	SHLR.W Rd		1					
	SHLR.W #2,Rd		1					
	SHLR.L ERd		1					
	SHLR.L #2,ERd		1					
SLEEP	SLEEP		1					1
STC	STC.B CCR,Rd		1					
	STC.B EXR,Rd		1					
	STC.W CCR,@E	ERd	2				1	
	STC.W EXR,@E	ERd	2				1	
	STC.W CCR,@((d:16,ERd)	3				1	
	STC.W EXR,@(d:16,ERd)	3				1	
	STC.W CCR,@((d:32,ERd)	5				1	
	STC.W EXR,@(d:32,ERd)	5				1	
	STC.W CCR,@-	-ERd	2				1	1
	STC.W EXR,@-	-ERd	2				1	1
	STC.W CCR,@a	aa:16	3				1	
	STC.W EXR,@a	aa:16	3				1	
	STC.W CCR,@a	aa:32	4				1	
	STC.W EXR,@a	aa:32	4				1	
STM	STM.L (ERn-ER	Rn+1),@-SP	2		4			1
	STM.L(ERn-ER	n+2),@–SP	2		6			1
	STM.L(ERn-ER	n+3),@–SP	2		8			1
STMAC*	STMAC MACH,	ERd	1					0* ³
	STMAC MACL,E	ERd	1					0* ³
SUB	SUB.B Rs,Rd		1					
	SUB.W #xx:16,F	۲d	2					
	SUB.W Rs,Rd		1					
	SUB.L #xx:32,EI	Rd	3					
	SUB.L ERs,ERd	l	1					
SUBS	SUBS #1/2/4,ER	۲d	1					
SUBX	SUBX #xx:8,Rd		1					
	SUBX Rs,Rd		1					
TAS	TAS @ERd*4		2			2		
TRAPA	TRAPA #x:2	Normal	2	1	2/3 * ¹			2
		Advanced	2	2	2/3 *1			2

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
XOR	XOR.B #xx:8,Rd	1					
	XOR.B Rs,Rd	1					
	XOR.W #xx:16,Rd	2					
	XOR.W Rs,Rd	1					
	XOR.L #xx:32,ERd	3					
	XOR.L ERs,ERd	2					
XORC	XORC #xx:8,CCR	1					
XORC	XORC #xx:8,EXR	2					

Notes: * These instructions are supported by the H8S/2600 CPU only.

1. 2 when EXR is invalid, 3 when EXR is valid.

2. 5 for concatenated execution, 4 otherwise.

3. An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.

4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

2.7 Bus States During Instruction Execution

Table 2.6 indicates the types of cycles that occur during instruction execution by the CPU. See table 2.4 for the number of states per cycle.

How to Read the Table:



Legend

R:B	Byte-size read
R:W	Word-size read
W:B	Byte-size write
W:W	Word-size write
:M	Transfer of the bus is not performed immediately after this cycle
2nd	Address of 2nd word (3rd and 4th bytes)
3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Address of next instruction
EA	Effective address
VEC	Vector address

Figure 2.1 shows timing waveforms for the address bus and the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ ($\overline{\text{HWR}}$ or $\overline{\text{LWR}}$) signals during execution of the above instruction with an 8-bit bus, using three-state access with no wait states.



Figure 2.1 Address Bus, RD, and WR (HWR or LWR) Timing (8-Bit Bus, Three-State Access, No Wait States)

Rev. 3.0, 07/00, page 291 of 320

Instruction	-	2	3	4	5	9	7	8	6
ADD.B #xx:8,Rd	R:W NEXT								
ADD.B Rs,Rd	R:W NEXT								
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT							
ADD.W Rs,Rd	R:W NEXT								
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
ADD.L ERS,ERd	R:W NEXT								
ADDS #1/2/4, ERd	R:W NEXT								
ADDX #xx:8,Rd	R:W NEXT								
ADDX Rs, Rd	R:W NEXT								
AND.B #xx:8,Rd	R:W NEXT								
AND.B Rs,Rd	R:W NEXT								
AND.W #xx:16,Rd	R:W 2nd	R:W NEXT							
AND.W Rs,Rd	R:W NEXT								
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
AND.L ERS, ERd	R:W 2nd	R:W NEXT							
ANDC #xx:8, CCR	R:W NEXT								
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT							
BAND #xx:3,Rd	R:W NEXT								
BAND #xx:3, @ERd	R:W 2nd	R:B EA	R:W NEXT						
BAND #xx:3, @aa:8	R:W 2nd	R:B EA	R:W NEXT						
BAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BAND #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BRA d:8 (BT d:8)	R:W NEXT	R:W EA							
BRN d:8 (BF d:8)	R:W NEXT	R:WEA							
BHI d:8	R:W NEXT	R:W EA							
BLS d:8	R:W NEXT	R:W EA							
BCC d:8 (BHS d:8)	R:W NEXT	R:W EA							
BCS d:8 (BLO d:8)	R:W NEXT	R:W EA							
BNE d:8	R:W NEXT	R:W EA							
BEQ d:8	R:W NEXT	R:W EA							
BVC d:8	R:W NEXT	R:W EA							
BVS d:8	R:W NEXT	R:W EA							
BPL d:8	R:W NEXT	R:W EA							
BMI d:8	R:W NEXT	R:W EA							
BGE d:8	R:W NEXT	R:W EA							
BLT d:8	R:W NEXT	R:W EA							
BGT d:8	R:W NEXT	R:W EA							

Table 2.6Instruction Execution Cycles

Rev. 3.0, 07/00, page 292 of 320

Instruction	-	2	3	4	5	9	7	ø	6
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BHI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVC d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				

Instruction	-	2	3	4	5	9	7	8	6
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BILD #xx:3,Rd	R:W NEXT								
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIOR #xx:3,Rd	R:W NEXT								
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIST #xx:3,Rd	R:W NEXT								
BIST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BIST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIXOR #xx:3,Rd	R:W NEXT								
BIXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BLD #xx:3,Rd	R:W NEXT								
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BNOT #xx:3,Rd	R:W NEXT								

Instruction		-	2	3	4	5	9	7	8	6
BNOT #xx:3,@ERd		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT #xx:3,@aa:8		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT #xx:3,@aa:16		R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT #xx:3,@aa:32	4	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn, Rd	<u> </u>	R:W NEXT								
BNOT Rn, @ERd		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn, @aa:8		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn, @aa:16	<u> </u>	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT Rn, @aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BOR #xx:3,Rd	Ľ.	R:W NEXT								
BOR #xx:3,@ERd	Ľ	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:8	<u> </u>	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:16	<u> </u>	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOR #xx:3,@aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BSET #xx:3,Rd	<u> </u>	R:W NEXT								
BSET #xx:3,@ERd		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3, @aa:8		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3, @aa:16	<u> </u>	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET #xx:3, @aa:32	<u> </u>	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,Rd		R:W NEXT								
BSET Rn,@ERd	4	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:8	4	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:16	<u> </u>	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET Rn,@aa:32	LL.	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSR d:8 No	Normal	R:W NEXT	R:W EA	W:W stack						
Ac	Advanced F	R:W NEXT	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)					
BSR d:16 No	Normal	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA	W:W stack					
Ac	Advanced R:W 2nd	R:W 2nd	Internal operation, R:W EA 1 state		W:W:M stack (H) W:W stack (L)	W:W stack (L)				
BST #xx:3,Rd		R:W NEXT								
BST #xx:3,@ERd		R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3,@aa:8	<u> </u>	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3,@aa:16	Ľ	R:W 2nd	R:W 3rd	A	VEXT	W:B EA				
BST #xx:3,@aa:32	Ľ	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BTST #xx:3,Rd	Ľ	R:W NEXT								
BTST #xx:3,@ERd	<u> </u>	R:W 2nd	R:B EA	R:W:M NEXT						

Instruction	-	2	3	4	5	9	7	8	6
BTST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BTST Rn,Rd	R:W NEXT								
BTST Rn,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BXOR #xx:3,Rd	R:W NEXT								
BXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
CLRMAC*	R:W NEXT	Internal operation, 1 state*9							
CMP.B #xx:8,Rd	R:W NEXT								
CMP.B Rs,Rd	R:W NEXT								
CMP.W #xx:16,Rd	R:W 2nd	R:W NEXT							
CMP.W Rs,Rd	R:W NEXT								
CMP.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
CMP.L ERS, ERd	R:W NEXT								
DAA Rd	R:W NEXT								
DAS Rd	R:W NEXT								
DEC.B Rd	R:W NEXT								
DEC.W #1/2,Rd	R:W NEXT								
DEC.L #1/2,ERd	R:W NEXT								
DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states	11 states					
DIVXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states	19 states					
DIVXU.B Rs,Rd	R:W NEXT	Internal operation, 11 states	11 states						
DIVXU.W Rs,ERd	R:W NEXT	Internal operation, 19 states	19 states						
EEPMOV.B	R:W 2nd	R:B EAs *1	R:B EAd *1	R:B EAs *2	W:B EAd *2	R:W NEXT			
EEPMOV.W	R:W 2nd	R:B EAs *1	R:B EAd *1	R:B EAs *2	W:B EAd *2	R:W NEXT			
EXTS.W Rd	R:W NEXT			← Repeated n times*3	n times*3>				
EXTS.L ERd	R:W NEXT								
EXTU.W Rd	R:W NEXT								
EXTU.L ERd	R:W NEXT								
INC.B Rd	R:W NEXT								

Instruction		-	2	8	4	5	9	7	8	6
INC.W #1/2,Rd		R:W NEXT								
INC.L #1/2,ERd		R:W NEXT								
JMP @ERn		R:W NEXT	R:W EA							
JMP @aa:24		R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
JMP @@aa:8	Normal	R:W NEXT	R:W aa:8	Internal operation, R:W EA 1 state	R:W EA					
	Advanced	Advanced R:W NEXT	R:W:M aa:8	R:W aa:8	Internal operation, R:W EA 1 state	R:W EA				
JSR @ERn	Normal	R:W NEXT	R:W EA	W:W stack						
	Advanced	Advanced R:W NEXT	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)					
JSR @aa:24	Normal	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA	W:W stack					
	Advanced	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)				
JSR @@aa:8	Normal	R:W NEXT	R:W aa:8	W:W stack	R:W EA					
	Advanced	R:W NEXT	R:W:M aa:8	R:W aa:8	W:W:M stack (H) W:W stack (L)	W:W stack (L)	R:W EA			
LDC #xx:8,CCR		R:W NEXT								
LDC #xx:8,EXR		R:W 2nd	R:W NEXT							
LDC Rs,CCR		R:W NEXT								
LDC Rs, EXR		R:W NEXT								
LDC @ERs,CCR		R:W 2nd	R:W NEXT	R:W EA						
LDC @ERs,EXR		R:W 2nd	R:W NEXT	R:W EA						
LDC @(d:16,ERs),CCR		R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @(d:16,ERs),EXR	(R	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @ (d: 32, ERs), CCR	CR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC @(d:32,ERs),EXR	(R	R:W 2nd		R:W 4th		R:W NEXT	R:W EA			
LDC @ERs+,CCR		R:W 2nd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA					
LDC @ERs+,EXR		R:W 2nd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA					
LDC @aa:16,CCR		R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:16,EXR		R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:32,CCR		R:W 2nd		R:W 4th		R:W EA				
LDC @aa:32,EXR		R:W 2nd		R:W 4th	R:W NEXT	R:W EA				
LDM.L @SP+,(ERn-ERn+1)	ERn+1)	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	Internal operation, R:W:M stack (H)*3 R:W stack (L)*3 1 state	R:W stack (L)*3				

Instruction	-	2	°	4	5	9	7	80	6
LDM.L @SP+,(ERn-ERn+2)	R:W 2nd	R:W NEXT	Internal operation, 1 state	Internal operation, R:W:M stack (H) ^{*3} R:W stack (L) ^{*3} 1 state	R:W stack (L)*3				
LDM.L @SP+,(ERn-ERn+3)	R:W 2nd	R:W NEXT	Internal operation, 1 state	Internal operation, R:W:M stack (H)*3 R:W stack (L)*3 1 state	R:W stack (L)*3				
LDMAC ERs,MACH*	R:W NEXT	Internal operation, 1 state*9		← Repeated n times*3	n times $*^3 \longrightarrow$				
LDMAC ERs,MACL*	R:W NEXT	Internal operation, 1 state*9							
MAC @ERn+,@ERm+*	R:W 2nd	R:W NEXT	R:W EAn	R:W EAm					
MOV.B #xx:8,Rd	R:W NEXT								
MOV.B Rs,Rd	R:W NEXT								
MOV.B @ERs,Rd	R:W NEXT	R:B EA							
MOV.B @(d:16,ERs),Rd	R:W 2nd	ΧТ	R:B EA						
MOV.B @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:B EA				
MOV.B @ERs+,Rd	R:W NEXT	Internal operation, R:B EA 1 state	R:B EA						
MOV.B @aa:8,Rd	R:W NEXT	R:B EA							
MOV.B @aa:16,Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @aa:32,Rd	R:W 2nd		R:W NEXT	R:B EA					
MOV.B Rs,@ERd	R:W NEXT	W:B EA							
MOV.B Rs, @ (d: 16, ERd)	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs, @ (d: 32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:B EA				
MOV.B Rs,@-ERd	R:W NEXT	Internal operation, W:B EA 1 state	W:B EA						
MOV.B Rs,@aa:8	R:W NEXT	W:B EA							
MOV.B Rs,@aa:16	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:B EA					
MOV.W #xx:16,Rd	R:W 2nd	R:W NEXT							
MOV.W Rs,Rd	R:W NEXT								
MOV.W @ERs,Rd	R:W NEXT	R:W EA							
MOV.W @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
MOV.W @ERs+, Rd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA						
MOV.W @aa:16,Rd	R:W 2nd	ά	R:W EA						
MOV.W @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.W Rs, @ERd	R:W NEXT	W:WEA							

Instruction	۴	2	3	4	5	9	7	8	6
MOV.W Rs,@(d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:E 4th	R:W NEXT	W:W EA				
MOV.W Rs,@aa:16	R:W 2nd	R:W NEXT	W:WEA						
MOV.W Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
MOV.W Rs,@-ERd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA						
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
MOV.L ERS, ERd	R:W NEXT								
MOV.L @ERs,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2					
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @ERs+,ERd	R:W 2nd	R:W:M NEXT	Internal operation, R:W:M EA 1 state	R:W:M EA	R:W EA+2				
MOV.L @aa:16,ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @aa:32,ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	R:W:M EA	R:W EA+2			
MOV.L ERS,@ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2					
MOV.L ERs, @ (d:16, ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs, @-ERd	R:W 2nd	R:W:M NEXT	Internal operation, W:W:M EA 1 state	W:W:M EA	W:W EA+2				
MOV.L ERs,@aa:16	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@aa:32	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	W:W:M EA	W:W EA+2			
MOVFPE @aa:16,Rd	R:W 2nd	R:W NEXT	R:W *4 EA						
MOVTPE Rs,@aa:16	R:W 2nd	R:W NEXT	W:B *4 EA						
MULXS.B Rs,Rd H8S/2600	R:W 2nd	R:W NEXT	Internal operation, 2 states*9	2 states*9					
H8S/2000	R:W 2nd	R:W NEXT	Internal operation, 11 states	11 states					
MULXS.W Rs,ERd H8S/2600	R:W 2nd	R:W NEXT	Internal operation, 3 states*9	3 states*9					
H8S/2000	R:W 2nd	R:W NEXT	Internal operation, 19 states	19 states					
MULXU.B Rs,Rd H8S/2600 R:W NEXT	R:W NEXT	Internal operation, 2 states*9	2 states*9						
H8S/2000 R:W NEXT	R:W NEXT	Internal operation, 11 states	11 states						
MULXU.W RS, ERd H8S/2600 R:W NEXT	R:W NEXT	Internal operation, 3 states*9	3 states ^{#9}						
H8S/2000	H8S/2000 R:W NEXT	Internal operation, 19 states	19 states						
NEG.B Rd	R:W NEXT								
NEG.W Rd	R:W NEXT								
NEG.L ERd	R:W NEXT								
NOP	R:W NEXT								
NOT.B Rd	R:W NEXT								

Instruction	-	2	e	4	5	9	7	8	6
NOT.W Rd	R:W NEXT								
NOT.L ERd	R:W NEXT								
OR.B #xx:8,Rd	R:W NEXT								
OR.B Rs,Rd	R:W NEXT								
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
OR.W Rs,Rd	R:W NEXT								
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
OR.L ERS, ERd	R:W 2nd	R:W NEXT							
ORC #xx:8,CCR	R:W NEXT								
ORC #xx:8,EXR	R:W 2nd	R:W NEXT							
POP.W Rn	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA						
POP.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, R:W:MEA 1 state	R:W:M EA	R:W EA+2				
PUSH.W Rn	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA						
PUSH.L ERn	R:W 2nd	R:W:M NEXT	Internal operation W:W:M EA :M	N:W:M EA	W:W EA+2				
ROTL.B Rd	R:W NEXT								
ROTL.B #2,Rd	R:W NEXT								
ROTL.W Rd	R:W NEXT								
ROTL.W #2,Rd	R:W NEXT								
ROTL.L ERd	R:W NEXT								
ROTL.L #2,ERd	R:W NEXT								
ROTR.B Rd	R:W NEXT								
ROTR.B #2,Rd	R:W NEXT								
ROTR.W Rd	R:W NEXT								
ROTR.W #2,Rd	R:W NEXT								
ROTR.L ERd	R:W NEXT								
ROTR.L #2,ERd	R:W NEXT								
ROTXL.B Rd	R:W NEXT								
ROTXL.B #2,Rd	R:W NEXT								
ROTXL.W Rd	R:W NEXT								
ROTXL.W #2,Rd	R:W NEXT								
ROTXL.L ERd	R:W NEXT								
ROTXL.L #2,ERd	R:W NEXT								
ROTXR.B Rd	R:W NEXT								

Instruction		-	2	3	4	5	9	7	80	6
ROTXR.B #2,Rd		R:W NEXT								
ROTXR.W Rd		R:W NEXT								
ROTXR.W #2,Rd		R:W NEXT								
ROTXR.L ERd		R:W NEXT								
ROTXR.L #2,ERd		R:W NEXT								
RTE		R:W NEXT	R:W stack (EXR) R:W stack (H)		R:W stack (L)	Internal operation, R:W *5 1 state	::W *5			
RTS	Normal	R:W NEXT	R:W stack	Internal operation, R:W ^{#5} 1 state	R:W *5					
4	Advanced	R:W NEXT	R:W:M stack (H)	R:W stack (L)	Internal operation, R:W *5 1 state	R:W *5				
SHAL.B Rd		R:W NEXT								
SHAL.B #2,Rd		R:W NEXT								
SHAL.W Rd		R:W NEXT								
SHAL.W #2,Rd	_	R:W NEXT								
SHAL.L ERd		R:W NEXT								
SHAL.L #2, ERd		R:W NEXT								
SHAR.B Rd	_	R:W NEXT								
SHAR.B #2,Rd		R:W NEXT								
SHAR.W Rd		R:W NEXT								
SHAR.W #2,Rd	_	R:W NEXT								
SHAR.L ERd		R:W NEXT								
SHAR.L #2,ERd		R:W NEXT								
SHLL.B Rd		R:W NEXT								
SHLL.B #2,Rd		R:W NEXT								
SHLL.W Rd		R:W NEXT								
SHLL.W #2,Rd		R:W NEXT								
SHLL.L ERd	_	R:W NEXT								
SHLL.L #2,ERd	_	R:W NEXT								
SHLR.B Rd	_	R:W NEXT								
SHLR.B #2,Rd		R:W NEXT								
SHLR.W Rd		R:W NEXT								
SHLR.W #2,Rd		R:W NEXT								
SHLR.L ERd		R:W NEXT								
SHLR.L #2,ERd	_	R:W NEXT								
SLEEP		R:W NEXT	Internal operation, 1 state							
STC CCR, Rd		R:W NEXT								

Instruction	-	2	e	4	5	9	7	8	6
STC EXR, Rd	R:W NEXT								
STC CCR,@ERd	R:W 2nd	R:W NEXT	W:WEA						
STC EXR, @ERd	R:W 2nd	R:W NEXT	W:WEA						
STC CCR, @ (d:16, ERd)	R:W 2nd	R:W 3rd		W:WEA					
STC EXR, @(d: 16, ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:WEA					
STC CCR, @ (d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC EXR, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC CCR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA					
STC EXR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA					
STC CCR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:WEA					
STC EXR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:WEA					
STC CCR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STC EXR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STM.L(ERn-ERn+1),@-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	Internal operation, W:W:M stack (H)*3 W:W stack (L)*3 tate	W:W stack (L)*3				
STM.L(ERn-ERn+2),@-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	Internal operation, W:W:M stack (H)*3 W:W stack (L)*3 tate	W:W stack (L)*3				
STM.L(ERn-ERn+3),@-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	1 state	W:W stack (L)*3				
STMAC MACH, ERd*	R:W NEXT	6*		← Repeated n times*3	n times ^{⊪3} —→				
STMAC MACL, ERd*	R:W NEXT	6*							
SUB.B Rs, Rd	R:W NEXT								
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT							
SUB.W Rs,Rd	R:W NEXT								
SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
SUB.L ERS, ERd	R:W NEXT								
SUBS #1/2/4, ERd	R:W NEXT								
SUBX #xx:8,Rd	R:W NEXT								
SUBX Rs,Rd	R:W NEXT								
TAS @ERd*10	R:W 2nd	R:W NEXT		W:B EA					
TRAPA #x:2 Normal	R:W NEXT	Internal operation, W:W stack (L) 1 state		W:W stack (H)	W:W stack (EXR) R:W VEC	R:W VEC	Internal operation, R:W *8 1 state	R:W*8	
Advanced	R:W NEXT	Internal operation, W:W stack (L) 1 state		W:W stack (H)	W:W stack (EXR) R:W:M VEC	R:W:M VEC	R:W VEC+2	Internal operation, R:W *8 1 state	R:W *8
XOR.B #xx8,Rd	R:W NEXT								

Instruction		+	2		4	5	9	7	8	6
XOR.B Rs, Rd		R:W NEXT								
XOR.W #xx:16,Rd		R:W 2nd	R:W NEXT							
XOR.W RS, Rd		R:W NEXT								
XOR.L #xx:32,ERd		R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L ERS, ERd		R:W 2nd	R:W NEXT							
XORC #xx:8,CCR		R:W NEXT								
XORC #xx:8,EXR		R:W 2nd	R:W NEXT							
Reset exception handling	Normal	R:W VEC	Internal operation, R:W *6 1 state	R:W *6						
	Advanced R:W VEC	R:W VEC	R:W VEC+2	Internal operation, R:W *6 1 state	R:W *6					
Interrupt exception Normal handling	Normal	R:W *7	Internal operation, W:W stack (L) 1 state		W:W stack (H)	W:W stack (EXR) R:W VEC	R:W VEC	Internal operation, R:W *8 1 state	R:W *8	
	Advanced R:W *7	R:W *7	Internal operation, W:W stack (L) 1 state	W:W stack (L)	W:W stack (H)	W:W stack (H) W:W stack (EXR) R:W:M VEC	R:W:M VEC	R:W VEC+2	Internal operation, R:W *8 1 state	R:W *8

Notes: * These instructions are supported by the H8S/2600 CPU only.

- 1. EAs is the contents of ER5. EAd is the contents of ER6.
- EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of the instruction. n is the initial value of R4L or R4. If n = 0, these bus cycles are not executed. сi
- Repeated two times to save or restore two registers, three times for three registers, or four times for four registers. *с*і
- For the number of states required for byte-size read or write, refer to the relevant microcontroller hardware manual. 4.
- 5. Start address after return.
- 6. Start address of the program.
- Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation. 2.
- 8. Start address of the interrupt-handling routine.
- An internal operation may require between 0 and 3 additional states, depending on the preceding instruction. *б*
- 10. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

2.8 Condition Code Modification

This section indicates the effect of each CPU instruction on the condition code. The notation used in the table is defined below.

m = (31 for longword operands
	15 for word operands
Ĺ	7 for byte operands
Si	The i-th bit of the source operand
Di	The i-th bit of the destination operand
Ri	The i-th bit of the result
Dn	The specified bit in the destination operand
_	Not affected
\updownarrow	Modified according to the result of the instruction (see definition)
0	Always cleared to 0
1	Always set to 1
*	Undetermined (no guaranteed value)
Z'	Z flag before instruction execution
C'	C flag before instruction execution

Instruction	н	Ν	z	v	С	Definition
ADD	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{RmD4} + Sm-4 \cdot \overline{RmD4}$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
ADDS	_	_	_	_	_	
ADDX	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{RmD4} + Sm-4 \cdot \overline{RmD4}$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
AND	_	\updownarrow	\updownarrow	0	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
ANDC	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
BAND	_	—	—		\updownarrow	$C = C' \cdot Dn$
Bcc	_	—	—	—	_	
BCLR	_	_	_	_	—	
BIAND	_	—	—	—	\updownarrow	$C = C' \cdot \overline{Dn}$
BILD	_	—	—	—	\updownarrow	$C = \overline{Dn}$
BIOR	—	—	—	—	\updownarrow	$C = C' + \overline{Dn}$
BIST	_	—	—	—	_	
BIXOR	_	—	—		\updownarrow	$C = C' \cdot Dn + \overline{C'} \cdot \overline{Dn}$
BLD	_	—	—	—	\updownarrow	C = Dn
BNOT	_	—	—	_	_	
BOR	_	—	—	_	\updownarrow	C = C' + Dn
BSET	_	—	—	_	—	
BSR	_	—	—	—	_	
BST	_	—	—	_	_	
BTST		_	\updownarrow	_		$Z = \overline{Dn}$
BXOR	_			_	\updownarrow	$C = C' \cdot \overline{Dn} + \overline{C'} \cdot Dn$
CLRMAC*		_	_	_	_	
CMP	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	$H = Sm-4 \cdot \overline{Dm}\overline{D4} + \overline{Dm}\overline{D4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$

Table 2.7 Condition Code Modification

Rev. 3.0, 07/00, page 305 of 320

Instruction	н	Ν	Z	v	С	Definition
DAA	*	\updownarrow	\updownarrow	*	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic carry
DAS	*	\updownarrow	\updownarrow	*	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic borrow
DEC	_	\updownarrow	\updownarrow	\updownarrow	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot \overline{Rm}$
DIVXS	_	\updownarrow	\updownarrow	_	_	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$
						$Z = \overline{Sm} \cdot \overline{Sm}\overline{D1} \cdot \dots \cdot \overline{S0}$
DIVXU	_	\updownarrow	\updownarrow	_	_	N = Sm
						$Z = \overline{Sm} \cdot \overline{Sm}\overline{D1} \cdot \dots \cdot \overline{S0}$
EEPMOV	_	_	_	_	_	
EXTS	_	\updownarrow	\updownarrow	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
EXTU	_	0	\updownarrow	0	_	$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
INC	_	\updownarrow	\updownarrow	\uparrow	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Dm} \cdot Rm$
JMP	_	_	_	_	_	
JSR	_	_	_	_	_	
LDC	\updownarrow	\updownarrow	\updownarrow	\uparrow	\updownarrow	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
LDM	_	_		_	_	
LDMAC*	_	_	_	_	_	
MAC*	_	_	_	_	_	
MOV	_	\updownarrow	\updownarrow	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
MOVFPE	_	\$	\$	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
MOVTPE	_	\updownarrow	\updownarrow	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
MULXS	_	\updownarrow	\updownarrow	_	_	N = R2m
		~				$Z = \overline{R2m} \cdot \overline{R2mD1} \cdot \dots \cdot \overline{R0}$

Instruction	н	Ν	z	v	С	Definition
MULXU	_	_	—	_	—	
NEG	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	H = Dm - 4 + Rm - 4
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot Rm$
						C = Dm + Rm
NOP	—	_	—	—	—	
NOT	—	\updownarrow	\updownarrow	0	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
OR	—	\updownarrow	\updownarrow	0	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
ORC	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
POP	—	\updownarrow	\updownarrow	0	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
PUSH	—	\updownarrow	\updownarrow	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
ROTL	—	\updownarrow	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTR	—	\updownarrow	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
ROTXL	—	\updownarrow	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTXR	—	\updownarrow	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm}\overline{D1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
RTE	\uparrow	\uparrow	\uparrow	\updownarrow	\updownarrow	Stores the corresponding bits of the result.
RTS	_	—	—	—	—	
SHAL	—	\updownarrow	\updownarrow	\updownarrow	\updownarrow	N = Rm
						$Z = \overline{Rm \cdot RmD1 \cdot \dots \cdot R0}$
						$V = Dm \cdot \overline{Dm}\overline{D1} + \overline{Dm} \cdot \overline{Dm}\overline{D1} (1-bit shift)$
						$V = Dm \cdot \overline{Dm}\overline{D1} \cdot \overline{Dm}\overline{D2} + \overline{Dm} \cdot \overline{Dm}\overline{D1} \cdot \overline{Dm}\overline{D2} (2-bit shift)$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)

Instruction	н	Ν	Ζ	۷	С	Definition
SHAR	—	\updownarrow	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SHLL	_	\updownarrow	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)
SHLR	_	0	\updownarrow	0	\updownarrow	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SLEEP	—	_	_	_	—	
STC	_	—	—	—	—	
STM	_	_	_	_	—	
STMAC*	—	\updownarrow	\updownarrow	\updownarrow	—	N = 1 if MAC instruction resulted in negative value in MAC register
						Z = 1 if MAC instruction resulted in zero value in MAC register
						V = 1 if MAC instruction resulted in overflow
SUB	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	$H = Sm-4 \cdot \overline{Dm}\overline{D4} + \overline{Dm}\overline{D4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
SUBS	—	_	_	_	—	
SUBX	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	$H = Sm-4 \cdot \overline{Dm}\overline{D4} + \overline{Dm}\overline{D4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
TAS	_	\$	\updownarrow	0	—	N = Dm
						$Z = \overline{Dm} \cdot \overline{Dm}\overline{D1} \cdot \dots \cdot \overline{D0}$
TRAPA	_	_	_	_	_	
XOR	_	\updownarrow	\updownarrow	0	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{RmD1} \cdot \dots \cdot \overline{R0}$
XORC	\updownarrow	\$	\$	\$	\uparrow	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.

Note: * These instructions are supported by the H8S/2600 CPU only.

Rev. 3.0, 07/00, page 308 of 320

Section 3 Processing States

3.1 Overview

The CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and power-down state. Figure 3.1 shows a diagram of the processing states. Figure 3.2 indicates the state transitions.



Figure 3.1 Processing States



Figure 3.2 State Transitions

3.2 Reset State

When the $\overline{\text{RES}}$ input goes low all current processing stops and the CPU enters the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to the relevant microcontroller hardware manual.

3.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address.

3.3.1 Types of Exception Handling and Their Priority

Exception handling is performed for traces, resets, interrupts, and trap instructions. Table 3.1 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution state.

Exception handling and the stack structure differ according to the interrupt control mode set in SYSCR.

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately when RES changes from low to high
	Trace	End of instruction execution or end of exception-handling sequence* ¹	When the trace (T) bit is set to 1, the trace starts at the end of the current instruction or current exception-handling sequence
	Interrupt	End of instruction execution or end of exception-handling sequence* ²	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
Low	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed* ³

Table 3.1 Exception Handling Types and Priority

Notes: 1. Traces are enabled only in interrupt control modes 2 and 3. Trace exception-handling is not executed at the end of the RTE instruction.

2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

3. Trap instruction exception handling is always accepted, in the program execution state.

For details on interrupt control modes, exception sources, and exception handling, refer to the relevant microcontroller hardware manual.

3.3.2 Reset Exception Handling

After the $\overline{\text{RES}}$ pin has gone low and the reset state has been entered, reset exception handling starts when $\overline{\text{RES}}$ goes high again. When reset exception handling starts the CPU fetches a start address (vector) from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during reset exception handling and after it ends.

3.3.3 Trace

Traces are enabled only in interrupt control modes 2 and 3. Trace mode is entered when the T bit of EXR is set to 1. When trace mode is established, trace exception handling starts at the end of each instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and trace mode is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is executed to return from the trace exception-handling routine, trace mode is entered again. Trace exception-handling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control modes 0 and 1, regardless of the state of the T bit.

3.3.4 Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches a start address (vector) from the exception vector table and execution branches to that address.

Figure 3.3 shows the stack after exception handling ends, for the case of interrupt mode 1 in advanced mode.





3.4 **Program Execution State**

In this state the CPU executes program instructions in sequence.

3.5 Bus-Released State

This is a state in which the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts except for internal operations.

Bus masters other than the CPU may include the direct memory access controller (DMAC) and data transfer controller (DTC).

For further details, refer to the relevant microcontroller hardware manual.

3.6 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are three modes in which the CPU stops operating: sleep mode, software standby mode, and hardware standby mode. There are also two other power-down modes: medium-speed mode and module stop mode. In medium-speed mode the CPU and other bus masters operate on a medium-speed clock. Module stop mode permits halting of the operation of individual modules, other than the CPU. For details, refer to the relevant microcontroller hardware manual.

3.6.1 Sleep Mode

A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) in the system control register (SYSCR) is cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

3.6.2 Software Standby Mode

A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit in SYSCR is set to 1. In software standby mode, the CPU and clock halt and all on-chip operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

3.6.3 Hardware Standby Mode

A transition to hardware standby mode is made when the STBY pin goes low. In hardware standby mode, the CPU and clock halt and all on-chip operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

Rev. 3.0, 07/00, page 314 of 320

Section 4 Basic Timing

4.1 Overview

The CPU is driven by a system clock, denoted by the symbol ø. The period from one rising edge of ø to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and the external address space. Refer to the relevant microcontroller hardware manual for details.

4.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word access. Figure 4.1 shows the on-chip memory access cycle. Figure 4.2 shows the pin states.



Figure 4.1 On-Chip Memory Access Cycle



Figure 4.2 Pin States during On-Chip Memory Access

4.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular on-chip register being accessed. Figure 4.3 shows the access timing for the on-chip supporting modules. Figure 4.4 shows the pin states.



Figure 4.3 On-Chip Supporting Module Access Timing



Figure 4.4 Pin States during On-Chip Supporting Module Access

4.4 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or three-state bus cycle. Figure 4.5 shows the read timing for two-state and three-state access. Figure 4.6 shows the write timing for two-state and three-state access. In three-state access, wait states can be inserted. For further details, refer to the relevant microcontroller hardware manual.



Figure 4.5 External Device Access Timing (Read Timing)



Figure 4.6 External Device Access Timing (Write Timing)

H8S/2600 Series, H8S/2000 Series Programming Manual

Publication Date:	1st Edition, March 1995
	3rd Edition, July 2000
Published by:	Electronic Devices Sales & Marketing Group
	Semiconductor & Integrated Circuits
	Hitachi, Ltd.
Edited by:	Technical Documentation Group
	Hitachi Kodaira Semiconductor Co., Ltd.
Copyright © Hitad	chi, Ltd., 1995. All rights reserved. Printed in Japan.