Hitachi Microcomputer

H8S/2655

Interface Volume

Application Note

HITACHI

ADE-502-060

Rev. 1.0 9/5/98 Hitachi, Ltd.

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- Products and product specifications may be subject to change without notice. Confirm that you
 have received the latest product standards or specifications before final design, purchase or
 use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Preface

The H8S/2600 Series comprises Hitachi's original high-performance 16-bit microcomputers with a high-speed H8S/2600 CPU core, upward-compatible with the H8/300 and H8/300H CPUs, and peripheral functions ideally suited to embedded systems for industrial applications.

In addition to the CPU, these microcomputers include RAM, a DMA controller, a bus controller, timers, and an SCI on a single chip, allowing them to be used in a wide range of application systems, both large and small.

This H8S/2655 Application Note (Interface Volume) includes examples of interfaces between the H8S/2655 and peripheral chips, and is intended as a reference manual for use during the user's hardware design process.

The operation of the sample tasks in this Application Note has been checked, but correct operation must be reconfirmed before using any of these examples in an actual application system.

Contents

Secti	tion 1 Using the H8S/2655 Application N	Note 1	1
1.1	Organization of Interface Examples		1
а "			_
Secti	tion 2 Bus Control Functions		3
2.1	Bus Controller		3
	2.1.1 Bus Width Control Register (ABWCR)		3
	2.1.2 Access State Control Register (ASTCR) 2	1
	2.1.3 Wait Control Registers H and L (WCR)	H, WCRL)	4
	2.1.4 Bus Control Register H (BCRH)		5
	2.1.5 Bus Control Register L (BCRL)	e	5
	2.1.6 Memory Control Register (MCR)	8	3
	2.1.7 DRAM Control Register (DRAMCR)	ç)
	2.1.8 Refresh Timer Counter (RTCNT)	11	1
	2.1.9 Refresh Time Control Register (RTCO	R) 11	1
2.2	Sample Bus Controller Settings		2
Secti	tion 3 Interface Examples	15	5
31	EPROM (HN27C101AG-10) Interface Using 8-	Bit Bus Mode	5
3.2	EPROM (HN27C101AG-10) Interface Using 1	5-Bit Bus Mode	,
33	SRAM (HM678127UH-12) Interface Using 8-F	it Bus Mode 20	j
3.4	SRAM (HM678127UH-12) Interface Using 16-	Bit Bus Mode	7
3.5	SRAM (HM628128B-8) Interface Using 8-Bit I	Bus Mode 45	5
3.6	SRAM (HM628128B-8) Interface Using 16-Bit	Bus Mode	3
3.7	DRAM (HM514260C-7) Interface Using 2-CAS	S Control	1
3.8	DRAM (HM514270C-7) Interface Using 2-WE	Control 74	4
3.9	DRAM (HM51S4800C-7) Interface Using 2-CA	AS Control	7
3.10	DRAM (HM51S4800C-7) Interface Using 2-W	E Control 102	2
3.11	DRAM (HM51S4800C-7) Interface Using 8-Bi	t Bus Mode 116	5
3.12	EDO DRAM (HM51W16165J-6) Interface Usin	ng 2-CAS Control 131	1
3.13	Pseudo-SRAM (HM658512A-10) Interface Usi	ng 16-Bit Bus Mode 139	9
3.14	Burst ROM (HN27C4000G-15) Interface Using	16-Bit Bus Mode 151	1
3.15	Flash Memory (HN29WB800T-12) Interface U	sing 16-Bit Bus Mode 158	8

Section 1 Using the H8S/2655 Application Note

1.1 Organization of Interface Examples

This volume explains how to interface the H8S/2655 to peripheral chips (such as ROM and RAM). Each example in the interface volume is organized as shown in figure 1.1.



Figure 1.1 Organization of Interface Examples

Specifications: The name of the peripheral chip to be connected, a memory map, and other circuit specifications

Operation: Description of circuit operation, using timing charts

Circuit Diagram: A circuit diagram of the interface to the peripheral chip

Rev. 1.0, 09/98, page 1 of 163

Section 2 Bus Control Functions

2.1 Bus Controller

In the H8S/2655, the operating mode is selected from modes 1 to 7 by means of the mode pins. The address space is 64 kbytes in modes 1 to 3 (normal modes) and 16 Mbytes in modes 4 to 7 (advanced modes).

The bus controller manages the advanced mode 16-Mbyte space as eight areas, in 128-kbyte or 2-Mbyte units. The areas are numbered 0 to 7, in low-to-high address order, and the access data bus width and number of access states can be set independently for each area. It is also possible to extend bus cycles by inserting wait states in order to interface to low-speed external devices.

Settings for the access data bus width, number of access states, and so on, can be made by software in the bus width control register (ABWCR), access state control register (ASTCR), and other registers in the bus controller. The functions of these registers are shown below.

2.1.1 Bus Width Control Register (ABWCR)

ABWCR is an 8-bit readable/writable register that designates each area as either an 8-bit data bus access space or a 16-bit data bus access space. Bit 0 corresponds to area 0, and settings for areas 0 to 7 are made in bits 0 to 7. Clearing a bit to 0 designates the corresponding area as a 16-bit data bus access space, while setting a bit to 1 designates the corresponding area as an 8-bit data bus access space.

ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 1-3, 5-7		1			•		1	
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Mode 4								
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				0: Corres bus ac 1: Corres bus ac	ponding a cess spac ponding a cess spac	rea is desi e. rea is desi e.	ignated as	16-bit data 8-bit data

2.1.2 Access State Control Register (ASTCR)

ASTCR is an 8-bit readable/writable register that designates each area as either a 2-state access space or a 3-state access space. Bit 0 corresponds to area 0, and settings for areas 0 to 7 are made in bits 0 to 7. Clearing a bit to 0 designates the corresponding area as a 2-state access space, while setting a bit to 1 designates the corresponding area as a 3-state access space. With a DRAM or pseudo-SRAM interface (set with bits RMTS2–RMTS0 in BCRH), the basic number of access states is 4, so ASTCR selects enabling or disabling of wait state insertion for the corresponding DRAM space.

				1				
ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		► { 0: 1:	Correspo (Wait sta is disable Correspo (Wait sta is enable	onding are te insertio ed.) onding are te insertio ed.)	a is desigr n in DRAM a is desigr n in DRAM	nated as 2 1/pseudo-{ nated as 3 1/pseudo-{	-state acco SRAM spa -state acco SRAM spa	ess space. ice access ess space. ice access

2.1.3 Wait Control Registers H and L (WCRH, WCRL)

WCRH and WCRL are 8-bit readable/writable registers that select the number of program wait states for each area. Two bits are used to make the setting for one area.

1. WCRH

WCRH	W71	W70	W61	W60	W51	W50	W41	W40
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Area 7		→ Area 6		► Area 5		Area 4	
1. WCRL								
WCRL	W31	W30	W21	W20	W11	W10	W01	W00
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	► Area 3		► Area 2		► Area 1		Area 0	

Wn1	Wn0	Description
Wn1 0 1	0	Program wait not inserted in access to corresponding external space area
	1	1 program wait state inserted in access to corresponding external space area
0	0	2 program wait states inserted in access to corresponding external space area
	1	3 program wait states inserted in access to corresponding external space area

2.1.4 Bus Control Register H (BCRH)

BCRH is an 8-bit readable/writable register that selects enables or disables idle cycle insertion, and selects the memory to be connected to area 0 and areas 2 to 5.

BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0
Initial value	1	1	0	1	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RMTS2	RMTS1	RMTS0	Area 5	Area 4	Area 3	Area 2			
0	0	0	Ordinary space						
		1	(Ordinary space DRAM					
	1	0	Ordinar	DRAM	space				
		1		DRAM	space				
1	0	0		Ordinar	y space				
		1		Pseudo- SRAM space					
	1	0	Ordinary space Pseudo-SRAM sp						
		1		Pseudo-SF	RAM space				

Valid only for burst ROM interface

BRSTS0	Description
0	Burst cycle comprises 1 state
1	Burst cycle comprises 2 states

Valid only for burst ROM interface

BRSTS1	Description
0	Max. 4 words in burst access
1	Max. 8 words in burst access

BRSTRM	Description
0	Area 0 is basic bus interface space
1	Area 0 is burst ROM interface space

ICIS0 Description 0 Idle cycle not inserted in case of consecutive read and write cycles in external space 1 Idle cycle inserted in case of consecutive read and write cycles in external space

ICIS1	Description
0	Idle cycle not inserted in case of consecutive read cycles in different external space areas
1	Idle cycle inserted in case of consecutive read cycles in different external space areas

2.1.5 Bus Control Register L (BCRL)

BCRL is an 8-bit readable/writable register that enables or disables external bus release, performs selection of the area partition unit, $\overline{\text{LCAS}}$ signal selection, and DMAC single address transfer selection, enables or disables the write data buffer function, and enables or disables $\overline{\text{WAIT}}$ pin input.

BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE		
Initial value	0	0	1	1	1	1	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
WAITE	Description									
0	Wait input by \overline{WAIT} pin disabled (\overline{WAIT} pin can be used as I/O port)									
1	Wait input by WAIT pin enabled									

WDBE	Description
0	Write data buffer function not used
1	Write data buffer function used
ASS	Description
0	Area partition unit is 128 kbytes
1	Area partition unit is 2 Mbytes
DDS	Description
0	Full access always executed when performing DMAC single address transfer involving DRAM/pseudo-SRAM space
1	Burst access also possible when performing DMAC single address transfer involving DRAM/pseudo-SRAM space
LCASS	Description
0	LCAS pin used for LCAS signal in 2-CAS DRAM interface (BREQO output and WAIT input cannot be used)
1	LWR pin used for LCAS signal in 2-CAS DRAM interface (RAS down mode cannot be used)
EAE	Description
0	Addresses H'01000–H'01FFFF are on-chip ROM
1	Addresses H'01000-H'01FEFE are external address space (mode 6) or a

BREQOE	Description
0	BREQO output disabled (BREQO can be used as I/O port)
1	BREQO output enabled

reserved area (mode 7)

BRLE	Description
0	External bus release disabled (BREQ, BACK, and BREQO can be used as I/O ports)
1	External bus release enabled

Rev. 1.0, 09/98, page 7 of 163

2.1.6 Memory Control Register (MCR)

MCR is an 8-bit readable/writable register that selects the DRAM strobe control method, number of precharge cycles, access mode, address multiplexing shift size, and the number of wait states inserted during refreshing, when areas 2 to 5 are designated as DRAM interface space.

When areas 2 to 5 are designated as pseudo-SRAM interface space, MCR selects the number of precharge cycles and the access mode.

MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Valid only for DRAM interface

RLW1	RLW0	Description (CAS-before-RAS refresh cycle)	
0	0	No wait state inserted	
	1	1 wait state inserted	
1	0	2 wait states inserted	
	1	3 wait states inserted	

Valid only for DRAM interface

MXC1	MXC0	Shift Size	8-Bit Access	16-Bit Access
0	0	8-bit shift	Row address = $A_{23} - A_8$	Row address = $A_{23} - A_{9}$
	1	9-bit shift	Row address = $A_{23} - A_{9}$	Row address = $A_{23} - A_{10}$
1	0	10-bit shift	Row address = $A_{23} - A_{10}$	Row address = $A_{23} - A_{11}$
	1	—	—	—

Valid only for DRAM interface

CW2	Description
0	2-CAS method selected (CASH, CASL, WE signals enabled)
1	2-WE method selected (CAS, UWE, LUE signals enabled)

Rev. 1.0, 09/98, page 8 of 163

Valid only for DRAM interface

RCDM	Description
0	RAS up mode (If DRAM access is interrupted, RAS signal remains low while waiting for next DRAM access)
1	RAS down mode (If DRAM access is interrupted, RAS signal is returned to high level)

Valid only for DRAM and pseudo-SRAM interfaces

BE	Description
0	Burst disabled (always full access)
1	Burst access enabled (For DRAM space access, fast page mode) (For pseudo-SRAM space access, static column mode)

Valid only for DRAM and pseudo-SRAM interfaces

ТРС	Description
0	1-state precharge cycle is inserted
1	2-state precharge cycle is inserted

2.1.7 DRAM Control Register (DRAMCR)

DRAMCR is an 8-bit readable/writable register that selects the DRAM or pseudo-SRAM refresh mode and refresh counter clock and controls the refresh timer.

DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKS2	CKS1	CKS0	Description (Selection of clock for input to RTCNT from internal clocks)
0	0	0	Count operation stopped
		1	Count uses $\phi/2$
	1	0	Count uses ø/8
		1	Count uses ø/32
1	0	0	Count uses ø/128
		1	Count uses ø/512
	1	0	Count uses ø/2048
		1	Count uses ø/4096

CMIE	Description
0	Interrupt request (CMI) by CMF flag disabled
1	Interrupt request (CMI) by CMF flag enabled

CMF	Description
Clear to 0	0 can be written to CMF flag after reading CMF = 1
Set to 1	CMF flag is set to 1 when RTCNT = RTCOR

RMODE	DRAM Interface	Pseudo-SRAM Interface
0	CAS-before-RAS refreshing	Auto-refreshing
1	Self-refreshing	Self-refreshing

0 Waits	state insertion disabled (For pseudo-SRAM interface, clear to 0)
1 1 wait	state inserted

RFSHE	Description
0	Refresh control not performed
1	Refresh control performed

Rev. 1.0, 09/98, page 10 of 163

2.1.8 Refresh Timer Counter (RTCNT)

RTCNT is an 8-bit readable/writable up-counter that counts up using the internal clock selected by bits CKS2–CKS0 in DRAMCR.

If refresh control is selected (RFSHE = 1), when RTCNT matches RTCOR the CMF flag is set to 1 and a refresh cycle is started. At the same time, RTCNT is cleared to H'00.



2.1.9 Refresh Time Control Register (RTCOR)

RTCOR is an 8-bit readable/writable register that sets the period for compare match operations with RTCNT.



2.2 Sample Bus Controller Settings

For the area map used in the interface examples in this Application Note, settings for each area are made in the various bus controller registers as shown in figure 2.2.1.

	MCU Operating Mode 6											
H'000000 H'1FFFFF	Area 0 16-bit data bus 2-state access 0 waits											
H'200000	Area 1 16-bit data bus 2-state access 1 wait											
H'400000 H'5FFFFF	Area 2 16-bit data bus 3-state access 2 waits											
H'600000	Area 3											
	3-state access		Registe Name	Set Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
H'800000	Area 4		ABWCR	H'F4	1	1	1	1	0	0	0	0
	8-bit data bus	N	ASTCR	H'75	1	1	1	1	1	1	0	0
	2 waits		WCRH	H'1B	0	0	0	1	1	0	1	1
H'A00000	Area 5		WCRL	H'B4	1	0	1	1	0	1	0	0
H'BFFFFF	8-bit data bus 3-state access 3 waits											
H'C00000	Area 6 8-bit data bus 3-state access 1 wait											
H'E00000	Area 7 8-bit data bus 3-state access											
H'FFFFFF	0 waits											

Figure 2.2.1	Area Map
--------------	----------

Examples of the register settings used for area designation in the interface examples in this Application Note are shown below.



Figure 2.2.2 Sample Register Settings for Area Designation

Section 3 Interface Examples

3.1 EPROM (HN27C101AG-10) Interface Using 8-Bit Bus Mode

EPROM (HN27C101AG-10) Interface	MCU:	Functions Used:
	H8S/2655	Mode 5 (8-Bit Bus Mode)

Specifications

1. Figure 3.1.1 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration EPROM (HN27C101AG-10). The H8S/2655 is set to mode 5 8-bit bus mode, and the EPROM is allocated to area 0.



Figure 3.1.1 (a) Example of Connection between H8S/2655 and EPROM

2. Figure 3.1.1 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the EPROM area is H'00 0000–H'01 FFFF.



Figure 3.1.1 (b) Memory Map

3. Table 3.1.1 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	*	1	Area 0: 8-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	*	1	Area 0: 3-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	*	*	0	0	Area 0: No program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	0	*	*	*	*	*	Area 0: Basic bus interface
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	—
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.1.1 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in EPROM access are shown below. The t_{evc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 2. AC Characteristics below.

1. Read Access

Figure 3.1.1 (c) shows the EPROM read timing chart.

Confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}

- a. H8S/2655 t_{RDS}
 - i. When address is critical
 - Setup time calculation [T₁₋₁ rise]

3 $t_{\text{cyc}} - t_{\text{AD (max)}} - t_{\text{ACC (max)}} = 30 \text{ ns} \ge 15 \text{ ns} (t_{\text{RDS}})$

- ii. When CS is critical
 - Setup time calculation [T₁₋₁ rise]

 $3 t_{cvc} - t_{CSD1 (max)} - t_{CE (max)} = 30 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

- iii. When RD is critical
 - Setup time calculation [T₁₋₁ rise]

2.5 $t_{_{Cyc}} - t_{_{RSD1 (max)}} - t_{_{OE (max)}} = 45 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

- b. H8S/2655 t_{RDH}
 - i. Hold time calculation $[T_{1-1} rise]$

 $t_{_{AD\,(min)}} + t_{_{OH\,(min)}} = 0 \text{ ns} \ge 0 \text{ ns} \ (t_{_{RDH}})$

2. AC Characteristics

a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
CS delay time 1	t _{csd1}	—	20	ns
RD delay time 1	t _{RSD1}	_	20	ns
RD delay time 2	t _{RSD2}	—	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0	_	ns

b. HN27C101AG-10

Item	Symbol	Min	Мах	Unit
Access time	t _{ACC}	—	100	ns
Output delay time from CE	t _{ce}	_	100	ns
Output delay time from OE	t _{oe}	—	60	ns
Data output hold time	t _{oH}	0	_	ns

Rev. 1.0, 09/98, page 19 of 163



Figure 3.1.1 (c) EPROM Read Timing Chart

Circuit Diagram





3.2 EPROM (HN27C101AG-10) Interface Using 16-Bit Bus Mode

EPROM (HN27C101AG-10) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

1. Figure 3.1.2 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration EPROMs (HN27C101AG-10s). The H8S/2655 is set to mode 4 16-bit bus mode, and the EPROMs are allocated to area 0.



Figure 3.1.2 (a) Example of Connection between H8S/2655 and EPROMs

2. Figure 3.1.2 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the EPROM area is H'00 0000–H'03 FFFF.



Figure 3.1.2 (b) Memory Map

Rev. 1.0, 09/98, page 23 of 163

3. Table 3.1.2 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	*	0	Area 0: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	*	1	Area 0: 3-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	*	*	0	0	Area 0: No program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	0	*	*	*	*	*	Area 0: Basic bus interface
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	_
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.1.2 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in EPROM access are shown below. The t_{evc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 2. AC Characteristics below.

1. Read Access

Figure 3.1.2 (c) shows the EPROM read timing chart.

Confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}

- a. H8S/2655 t_{RDS}
 - i. When address is critical
 - Setup time calculation [T₁₋₁ rise]

3 $t_{\text{cyc}} - t_{\text{AD (max)}} - t_{\text{ACC (max)}} = 30 \text{ ns} \ge 15 \text{ ns} (t_{\text{RDS}})$

- ii. When CS is critical
 - Setup time calculation [T₁₋₁ rise]

3 $t_{_{CYC}} - t_{_{CSD1 (max)}} - t_{_{CE (max)}} = 30 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

- iii. When RD is critical
 - Setup time calculation [T₁₋₁ rise]

2.5 $t_{cvc} - t_{RSD1 (max)} - t_{OE (max)} = 45 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

- b. H8S/2655 t_{RDH}
 - i. Hold time calculation $[T_{1-1} rise]$

 $t_{_{AD\,(min)}} + t_{_{OH\,(min)}} = 0 \text{ ns} \ge 0 \text{ ns} (t_{_{RDH}})$

2. AC Characteristics

a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
CS delay time 1	t _{csD1}	_	20	ns
RD delay time 1	t _{RSD1}	_	20	ns
RD delay time 2	t _{RSD2}	—	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0		ns

b. HN27C101AG-10

Item	Symbol	Min	Max	Unit
Access time	t _{ACC}	_	100	ns
Output delay time from CE	t _{CE}	_	100	ns
Output delay time from OE	t _{oe}	_	60	ns
Data output hold time	t _{oH}	0	_	ns



Figure 3.1.2 (c) EPROM Read Timing Chart

Rev. 1.0, 09/98, page 27 of 163





Figure 3.1.2 (d) HN27C101AG-10 Interface

Rev. 1.0, 09/98, page 28 of 163

3.3 SRAM (HM678127UH-12) Interface Using 8-Bit Bus Mode

SRAM (HM678127UH-12) Interface	MCU:	Functions Used:
	H8S/2655	Mode 5 (8-Bit Bus Mode)

Specifications

 Figure 3.2.1 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration SRAM (HM678127UH-12). The H8S/2655 is set to mode 5 8-bit bus mode, and the SRAM is allocated to area 1.



Figure 3.2.1 (a) Example of Connection between H8S/2655 and SRAM

2. Figure 3.2.1 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the SRAM area is H'20 0000–H'21 FFFF.



Figure 3.2.1 (b) Memory Map

3. Table 3.2.1 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	1	*	Area 1: 8-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	0	*	Area 1: 2-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	0	0	*	*	Area 1: No program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	*	*	*	_
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	_
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.2.1 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in SRAM access are shown below. The t_{evc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 2. AC Characteristics below.

1. Read/Write Access

Figure 3.2.1 (c) shows the SRAM read/write timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol	
H8S/2655	Read data setup time	t _{RDS}	
	Read data hold time	t _{RDH}	
SRAM (HM678127UH-12)	Input data setting time	t _{DW}	
	Input data hold time	t _{DH}	
	Address setup time	t _{AS}	
	Address hold time	t _{wR}	
	Write pulse width	t _{wP}	
	Chip select time	t _{cw}	

a. Read

- i. H8S/2655 t_{RDS}
 - i-1 When address is critical
 - Setup time calculation [T₁₋₁ cycle rise]

 $2 t_{cvc} - (t_{AD (max)} + t_{AA (max)}) = 68 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

- i-2 When CS is critical
 - Setup time calculation [T₁₋₁ cycle rise]

 $2 t_{_{CSD1}(_{max})} + t_{_{ACS}(_{max})}) = 68 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

- i-3 When RD is critical
 - Setup time calculation [T₁₋₁ cycle rise]

 $2 t_{_{CYC}} - (0.5 t_{_{CYC}} + t_{_{RSD1 (max)}} + t_{_{OE (max)}}) = 49 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

Rev. 1.0, 09/98, page 32 of 163

- ii. H8S/2655 t_{RDH}
 - Hold time calculation [T_{1.2} cycle rise] $t_{AD (min)} + t_{OH (min)} = 4 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$
- b. Write
 - i. SRAM t_{DW} and t_{DH}
 - Input data setting time calculation [T₁₋₁ cycle fall] $0.5 t_{evc} + 0.5 t_{evc} + t_{WRD2 (min)} - t_{WDD (max)} = 20 \text{ ns} \ge 6 \text{ ns} (t_{DW})$
 - Input data hold time calculation $t_{WDH (min)} = 15 \text{ ns} \ge 0 \text{ ns} (t_{DH})$
 - ii. SRAM t_{wP} and t_{CW}
 - Write pulse width calculation $t_{WSW1 (min)} = 30 \text{ ns} \ge 10 \text{ ns} (t_{WP})$
 - Chip select time calculation $[T_{1-1} \text{ cycle rise}]$ 2 $t_{\text{cyc}} - t_{\text{CSD1 (max)}} + t_{\text{CSD1 (min)}} = 80 \text{ ns} \ge 10 \text{ ns} (t_{\text{CW}})$
 - iii. SRAM t_{AS} and t_{WR}
 - Address setup time calculation

 $t_{_{ASC\,(min)}} = 10 \text{ ns} \ge 0 \text{ ns} (t_{_{AS}})$

Address hold time calculation

 $t_{_{AH\,(min)}} = 15 \text{ ns} \ge 0 \text{ ns} (t_{_{WR}})$

Rev. 1.0, 09/98, page 33 of 163

2. AC Characteristics

a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
Address setup time	t _{ASC}	$0.5 - Xt_{\rm cyc} - 5$		ns
Address hold time	t _{AH}	$0.5 - Xt_{\text{cyc}} - 10$		ns
CS delay time 1	t _{csD1}	_	20	ns
RD delay time 1	t _{RSD1}	—	20	ns
RD delay time 2	t _{RSD2}	_	20	ns
Read data setup time	t _{RDS}	15		ns
Read data hold time	t _{RDH}	0		ns
WR delay time 2	t _{wrd2}	_	20	ns
WR pulse width 1	t _{wsw1}	$1.0 - Xt_{cyc} - 20$		ns
Write data delay time	t _{wdd}	—	30	ns
Write data hold time	t _{wDH}	$0.5 - Xt_{cyc} - 10$		ns

b. HM678127UH-12

Item	Symbol	Min	Max	Unit
Address access time	t _{AA}	_	12	ns
Chip select access time	t _{ACS}	—	12	ns
Output enable access time	t _{oe}	_	6	ns
Output hold time	t _{он}	4		ns
Chip select time	t _{cw}	10		ns
Address setup time	t _{AS}	0		ns
Write pulse time	t _{wP}	10		ns
Address hold time	t _{wR}	0	_	ns
Input data setting time	t _{DW}	6		ns
Input data hold time	t _{DH}	0		ns


Figure 3.2.1 (c) SRAM Read/Write Timing Chart



Figure 3.2.1 (d) HM678127UHJ-12 Interface

Rev. 1.0, 09/98, page 36 of 163

Circuit Diagram

3.4 SRAM (HM678127UH-12) Interface Using 16-Bit Bus Mode

SRAM (HM678127UH-12) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

1. Figure 3.2.2 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration SRAMs (HM678127UH-12s). The H8S/2655 is set to mode 4 16-bit bus mode, and the SRAMs are allocated to area 1.



Figure 3.2.2 (a) Example of Connection between H8S/2655 and SRAMs

2. Figure 3.2.2 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the SRAM area is H'20 0000–H'23 FFFF.



Figure 3.2.2 (b) Memory Map

3. Table 3.2.2 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	0	*	Area 1: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	0	*	Area 1: 2-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	0	0	*	*	Area 1: No program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	*	*	*	_
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	_
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.2.2 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in SRAM access are shown below. The t_{evc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 2. AC Characteristics below.

1. Read/Write Access

Figure 3.2.2 (c) shows the SRAM read/write timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
SRAM	Input data setting time	t _{DW}
(HM678127UH-12)	Input data hold time	t _{DH}
	Address setup time	t _{AS}
	Address hold time	t _{wR}
	Write pulse width	t _{wP}
	Chip select time	t _{cw}

a. Read

- i. Confirm H8S/2655 t_{RDS} and t_{RDH} .
 - i-1 When address is critical
 - Setup time calculation [T_{1.1} cycle rise]

 $2 t_{cvc} - (t_{AD (max)} + t_{AA (max)}) = 68 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

- i-2 When CS is critical
 - Setup time calculation [T₁₋₁ cycle rise]

 $2 t_{_{CSD1}(_{max})} + t_{_{ACS}(_{max})}) = 68 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

- i-3 When RD is critical
 - Setup time calculation [T₁₋₁ cycle rise]

 $2 t_{_{CYC}} - (0.5 t_{_{CYC}} + t_{_{RSD1 (max)}} + t_{_{OE (max)}}) = 49 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

Rev. 1.0, 09/98, page 40 of 163

- ii. H8S/2655 t_{RDH}
 - Hold time calculation [T_{1.2} cycle rise] $t_{AD (min)} + t_{OH (min)} = 4 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$
- b. Write
 - i. SRAM t_{DW} and t_{DH}
 - Input data setting time calculation [T₁₋₁ cycle fall] $0.5 t_{evc} + 0.5 t_{evc} + t_{WRD2 (min)} - t_{WDD (max)} = 20 \text{ ns} \ge 6 \text{ ns} (t_{DW})$
 - Input data hold time calculation $t_{WDH (min)} = 15 \text{ ns} \ge 0 \text{ ns} (t_{DH})$
 - ii. SRAM t_{wP} and t_{CW}
 - Write pulse width calculation $t_{wsw1(min)} = 30 \text{ ns} \ge 10 \text{ ns} (t_{wp})$
 - Chip select time calculation $[T_{1-1} \text{ cycle rise}]$ 2 $t_{\text{cyc}} - t_{\text{CSD1 (max)}} + t_{\text{CSD1 (min)}} = 80 \text{ ns} \ge 10 \text{ ns} (t_{\text{CW}})$
 - iii. SRAM t_{AS} and t_{WR}
 - Address setup time calculation

 $t_{_{ASC\,(min)}} = 10 \text{ ns} \ge 0 \text{ ns} (t_{_{AS}})$

Address hold time calculation

 $t_{_{AH\,(min)}} = 15 \text{ ns} \ge 0 \text{ ns} (t_{_{WR}})$

Rev. 1.0, 09/98, page 41 of 163

2. AC Characteristics

a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
Address setup time	t _{ASC}	$0.5 - Xt_{_{cyc}} - 15$	_	ns
Address hold time	t _{AH}	$0.5 - Xt_{\rm cyc} - 10$	_	ns
CS delay time 1	t _{csd1}	—	20	ns
RD delay time 1	t _{RSD1}	—	20	ns
RD delay time 2	t _{RSD2}	—	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{rdh}	0	_	ns
WR delay time 2	t _{wRD2}	_	20	ns
WR pulse width 1	t _{wsw1}	$1.0 - Xt_{cyc} - 20$	_	ns
Write data delay time	t _{wdd}	—	30	ns
Write data hold time	t _{wDH}	$0.5 - Xt_{cyc} - 10$		ns

b. HM678127UH-12

ltem	Symbol	Min	Мах	Unit
Address access time	t _{AA}		12	ns
Chip select access time	t _{ACS}	—	12	ns
Output enable access time	t _{oe}	—	6	ns
Output hold time	t _{он}	4	—	ns
Chip select time	t _{cw}	10	—	ns
Address setup time	t _{AS}	0	—	ns
Write pulse time	t _{wP}	10	—	ns
Address hold time	t _{wR}	0	—	ns
Input data setting time	t _{DW}	6	—	ns
Input data hold time	t _{DH}	0	—	ns



Figure 3.2.2 (c) SRAM Read/Write Timing Chart

Rev. 1.0, 09/98, page 43 of 163



Figure 3.2.2 (d) HM678127UHJ-12 Interface

Rev. 1.0, 09/98, page 44 of 163

Circuit Diagram

3.5 SRAM (HM628128B-8) Interface Using 8-Bit Bus Mode

SRAM (HM628128B-8) Interface	MCU:	Functions Used:	
	H8S/2655	Mode 5 (8-Bit Bus Mode)	

Specifications

 Figure 3.2.3 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration SRAM (HM628128B-8). The H8S/2655 is set to mode 5 8-bit bus mode, and the SRAM is allocated to area 1.



Figure 3.2.3 (a) Example of Connection between H8S/2655 and SRAM

Rev. 1.0, 09/98, page 45 of 163

2. Figure 3.2.3 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the SRAM area is H'20 0000–H'21 FFFF.



Figure 3.2.3 (b) Memory Map

3. Table 3.2.3 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	1	*	Area 1: 8-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	1	*	Area 1: 3-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	0	0	*	*	Area 1: No program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	0	*	*	*	*	*	_
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	_
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.2.3 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in SRAM access are shown below. The t_{evc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 2. AC Characteristics below.

1. Read/Write Access

Figure 3.2.3 (c) shows the SRAM read/write timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol	
H8S/2655	Read data setup time	t _{RDS}	
	Read data hold time	t _{RDH}	
SRAM	Input data setting time	t _{DW}	
(HM628128B-8)	Input data hold time	t _{DH}	
	Address setup time	t _{AS}	
	Address hold time	t _{wR}	
	Write pulse width	t _{wP}	
	Chip select time	t _{cw}	

a. Read cycle

Confirm H8S/2655 t_{RDS} and t_{RDH} .

- i. When address is critical
 - Setup time calculation [T₁₋₁ cycle rise]
 - $3 t_{_{Cyc}} (t_{_{AD (max)}} + t_{_{AA (max)}}) = 45 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$
 - Hold time calculation [T₁₋₂ cycle rise]

 $t_{_{AD\,(min)}} + t_{_{OH\,(min)}} = 10 \text{ ns} \geq 0 \text{ ns} (t_{_{RDH}})$

- ii. When CS is critical
 - Setup time calculation [T₁₋₁ cycle rise]
 - 3 t_{cyc} ($t_{CSD1 (max)} + t_{CO1 (max)}$) = 45 ns ≥ 15 ns (t_{RDS})
 - Hold time calculation [T₁₋₂ cycle rise]

$$t_{\text{CSD1 (min)}} + t_{\text{OH (min)}} = 10 \text{ ns} \ge 0 \text{ ns} (t_{\text{RDH}})$$

Rev. 1.0, 09/98, page 48 of 163

iii. When RD is critical

- Setup time calculation $[T_{_{1-1}} \text{ cycle fall}]$ 2.5 $t_{_{\text{cyc}}} - (t_{_{\text{RSD1}(\text{max})}} + t_{_{\text{OE}(\text{max})}}) = 60 \text{ ns} \ge 15 \text{ ns} (t_{_{\text{RDS}}})$
- Hold time calculation [T₁₋₂ cycle rise] $t_{RSD2 (min)} + t_{OH (min)} = 10 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$

b. Write cycle

Confirm SRAM t_{DW} , t_{DH} , t_{WP} , t_{CW} , t_{AS} , and t_{WR} .

- i. SRAM t_{DW} and t_{DH}
 - Input data setting time calculation [T₁₋₁ cycle fall] 2 $t_{cyc} + t_{WRD2 (min)} - t_{WDD (max)} = 70 \text{ ns} \ge 35 \text{ ns} (t_{DW})$
 - Input data hold time calculation

 $t_{_{WDH (min)}} = 0.5 t_{_{Cyc}} - 10 = 15 ns \ge 0 ns (t_{_{DH}})$

- ii. SRAM t_{WP} and t_{CW}
 - Write pulse width calculation [T₂ cycle rise] 1.5 $t_{cyc} + t_{WRD2 (min)} - t_{WRD1 (max)} = 55 \text{ ns} \ge 55 \text{ ns} (t_{WP})$
 - Chip select time calculation [T₁₋₁ cycle rise] $3 t_{evc} + t_{CSD1 (min)} - t_{CSD1 (max)} = 130 \text{ ns} \ge 75 \text{ ns} (t_{cw})$

iii. SRAM t_{AS} and t_{WR}

• Address setup time calculation [T₁₋₁ cycle rise]

 $t_{\text{cyc}} + t_{\text{WRD1 (min)}} - t_{\text{AD (max)}} = 30 \text{ ns} \ge 0 \text{ ns} (t_{\text{AS}})$

- Address hold time calculation [T₃ cycle fall]
 - $0.5 t_{\text{cyc}} + t_{\text{AD}(\text{min})} t_{\text{WRD2}(\text{max})} = 5 \text{ ns} \ge 0 \text{ ns} (t_{\text{WR}})$

2. AC Characteristics

a. H8S/2655

ltem	Symbol	Min	Max	Unit
Address delay time	t _{AD}	_	20	ns
CS delay time 1	t _{csD1}	_	20	ns
RD delay time 1	t _{RSD1}	_	20	ns
RD delay time 2	t _{RSD2}	_	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0	—	ns
WR delay time 1	t _{wRD1}	_	20	ns
WR delay time 2	t _{wRD2}	_	20	ns
Write data delay time	t _{wdd}	_	30	ns
Write data hold time	t _{wDH}	$0.5 - Xt_{\text{cyc}} - 10$	_	ns

b. HM628128B-8

Item	Symbol	Min	Max	Unit
Address access time	t _{AA}	—	85	ns
Chip select access time	t _{co1}	—	85	ns
Output enable access time	t _{oe}	_	45	ns
Output hold time	t _{он}	10		ns
Chip select time	t _{cw}	60		ns
Address setup time	t _{AS}	0		ns
Write pulse width	t _{wP}	50		ns
Address hold time	t _{wR}	0		ns
Input data setting time	t _{ow}	30		ns
Input data hold time	t _{DH}	0	—	ns



Figure 3.2.3 (c) Read/Write Timing Chart



Figure 3.2.3 (d) HM628128BLFP-8 Interface

Rev. 1.0, 09/98, page 52 of 163

3.6 SRAM (HM628128B-8) Interface Using 16-Bit Bus Mode

SRAM (HM628128B-8) Interface	MCU:	Functions Used:	
	H8S/2655	Mode 4 (16-Bit Bus Mode)	

Specifications

 Figure 3.2.4 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration SRAMs (HM628128B-8s). The H8S/2655 is set to mode 4 16-bit bus mode, and the SRAMs are allocated to area 1.



Figure 3.2.4 (a) Example of Connection between H8S/2655 and SRAMs

2. Figure 3.2.4 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the SRAM area is H'20 0000–H'23 FFFF.



Figure 3.2.4 (b) Memory Map

3. Table 3.2.4 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	0	*	Area 1: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	1	*	Area 1: 3-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	—
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	0	0	*	*	Area 1: No program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	*	*	*	_
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	—
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.2.4 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in SRAM access are shown below. The t_{evc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 2. AC Characteristics below.

1. Read/Write Access

Figure 3.2.4 (c) shows the SRAM read/write timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol	
H8S/2655	Read data setup time	t _{RDS}	
	Read data hold time	t _{RDH}	
SRAM (HM628128B-8)	Input data setting time	t _{DW}	
	Input data hold time	t _{DH}	
	Address setup time	t _{AS}	
	Address hold time	t _{wR}	
	Write pulse width	t _{wP}	
	Chip select time	t _{cw}	

a. Read cycle

Confirm H8S/2655 t_{RDS} and t_{RDH} .

- i. When address is critical
 - Setup time calculation [T₁₋₁ cycle rise]
 - $3 t_{_{Cyc}} (t_{_{AD (max)}} + t_{_{AA (max)}}) = 45 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$
 - Hold time calculation [T₁₋₂ cycle rise]

 $t_{_{AD\,(min)}} + t_{_{OH\,(min)}} = 10 \text{ ns} \geq 0 \text{ ns} (t_{_{RDH}})$

- ii. When CS is critical
 - Setup time calculation [T₁₋₁ cycle rise]
 - 3 t_{cyc} ($t_{CSD1 (max)} + t_{CO1 (max)}$) = 45 ns ≥ 15 ns (t_{RDS})
 - Hold time calculation [T₁₋₂ cycle rise]

$$t_{\text{CSD1 (min)}} + t_{\text{OH (min)}} = 10 \text{ ns} \ge 0 \text{ ns} (t_{\text{RDH}})$$

Rev. 1.0, 09/98, page 56 of 163

iii. When RD is critical

- Setup time calculation $[T_{_{1-1}} \text{ cycle fall}]$ 2.5 $t_{_{\text{cyc}}} - (t_{_{\text{RSD1}(\text{max})}} + t_{_{\text{OE}(\text{max})}}) = 60 \text{ ns} \ge 15 \text{ ns} (t_{_{\text{RDS}}})$
- Hold time calculation [T₁₋₂ cycle rise] $t_{RSD2 (min)} + t_{OH (min)} = 10 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$

b. Write cycle

Confirm SRAM t_{DW} , t_{DH} , t_{WP} , t_{CW} , t_{AS} , and t_{WR} .

- i. SRAM t_{DW} and t_{DH}
 - Input data setting time calculation [T₁₋₁ cycle fall] 2 $t_{cyc} + t_{WRD2 (min)} - t_{WDD (max)} = 70 \text{ ns} \ge 35 \text{ ns} (t_{DW})$
 - Input data hold time calculation

 $t_{_{WDH (min)}} = 0.5 t_{_{Cyc}} - 10 = 15 ns \ge 0 ns (t_{_{DH}})$

- ii. SRAM t_{WP} and t_{CW}
 - Write pulse width calculation [T₂ cycle rise] 1.5 $t_{cyc} + t_{WRD2 (min)} - t_{WRD1 (max)} = 55 \text{ ns} \ge 55 \text{ ns} (t_{WP})$
 - Chip select time calculation [T₁₋₁ cycle rise] $3 t_{evc} + t_{CSD1 (min)} - t_{CSD1 (max)} = 130 \text{ ns} \ge 75 \text{ ns} (t_{cw})$

iii. SRAM t_{AS} and t_{WR}

• Address setup time calculation [T₁₋₁ cycle rise]

 $t_{\text{cyc}} + t_{\text{WRD1 (min)}} - t_{\text{AD (max)}} = 30 \text{ ns} \ge 0 \text{ ns} (t_{\text{AS}})$

- Address hold time calculation [T₃ cycle fall]
 - $0.5 t_{\text{cyc}} + t_{\text{AD}(\text{min})} t_{\text{WRD2}(\text{max})} = 5 \text{ ns} \ge 0 \text{ ns} (t_{\text{WR}})$

2. AC Characteristics

a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
CS delay time 1	t _{CSD1}	_	20	ns
RD delay time 1	t _{RSD1}	—	20	ns
RD delay time 2	t _{RSD2}	_	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0	_	ns
WR delay time 1	t _{wRD1}	_	20	ns
WR delay time 2	t _{wrd2}	_	20	ns
Write data delay time	t _{wdd}	_	30	ns
Write data hold time	t _{wdh}	$0.5 - Xt_{\rm cyc} - 10$	_	ns

b. HM628128B-8

Item	Symbol	Min	Max	Unit
Address access time	t _{AA}	—	85	ns
Chip select access time	t _{co1}	—	85	ns
Output enable access time	t _{oe}	_	45	ns
Output hold time	t _{он}	10		ns
Chip select time	t _{cw}	60	_	ns
Address setup time	t _{AS}	0	—	ns
Write pulse width	t _{wP}	50	_	ns
Address hold time	t _{wR}	0	_	ns
Input data setting time	t _{DW}	30	_	ns
Input data hold time	t _{DH}	0	—	ns



Figure 3.2.4 (c) Read/Write Timing Chart



Figure 3.2.4 (d) HM628128BLFP-8 Interface

Rev. 1.0, 09/98, page 60 of 163

Circuit Diagram

3.7 DRAM (HM514260C-7) Interface Using 2-CAS Control

DRAM (HM514260C-7) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

Figure 3.3.1 (a) shows an example of the connection between an H8S/2655 and ×16-bit configuration DRAM (HM514260C-7). The H8S/2655 is set to mode 4 16-bit bus mode, and the DRAM is allocated to area 2. The 2- CAS method is used for byte control.



Figure 3.3.1 (a) Example of Connection between H8S/2655 and DRAM

2. Figure 3.3.1 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the DRAM area is H'40 0000–H'47 FFFF.



Figure 3.3.1 (b) Memory Map

3. Table 3.3.1 (a) shows the bus controller settings.

Nomo	Abbrov	Di4 7	Dit 6	Dit E	Dit 4	Di4 2	Dit 2	Di4 4	Dit 0	Sotting
Name	Abbrev.		DIL O	BICO	DIT 4	DIUS	DIT 2	BIU	BIT U	Setting
Bus width control register	ABWCR	ABW7 *	ABW6 *	ABW5 *	ABW4 *	* ABW3	ABW2 0	ABW1 *	ABW0 *	Area 2: 16-bit access space
Access state control register	ASTCR	AST7 *	AST6 *	AST5	AST4 *	AST3 *	AST2	AST1	AST0 *	
Wait control	WCRH	\\\/71	\W/Z0	W/61	W60	W/51	W/50	\ <i>\\</i> //1	W/40	
register H	WORT	*	*	*	*	*	*	*	*	
Wait control	WCRI	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	0	1	*	*	*	*	1 program wait state inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	0	0	1	DRAM space: Area 2
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	0: LCAS pin or 1: LWR	*	1	*	*	LCAS signal selected from LCAS and LWR pins
					рш					Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		0	1	0	0	0	1	0	0	1 precharge state
										Fast page mode
										RAS up mode
										2-CAS control
										9-bit shift
										CAS-before-RAS refreshing, no wait
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		1	0	0	*	0	0	0	1	Refresh control performed
										CAS-before-RAS refreshing wait state insertion disabled
										CAS-before-RAS refreshing
										Compare-match interrupts disabled
										Refresh counter clock: φ/2
Refresh time constant register	RTCOR	0	1	0	0	1	1	1	1	H'4F ^{*1}

 Table 3.3.1 (a)
 Bus Controller Settings

*: Don't care

*1: The HM514260C-7 uses 512-cycle/8 ms refreshing. To allow for cases where refreshing cannot be performed at the specified time, calculations are based on twice this figure: 1024 cycles/8 ms. With a refresh counter clock of $\phi/2$ (100 ns), the RTCOR value is (8 ms/1024 cycles) / 100 ns \cong 79 (= H'4F).

Operation

The calculations used to check whether the AC characteristics are satisfied in DRAM access are shown below. The t_{cvc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 5. AC Characteristics below.

1. Read Access

Figure 3.3.1 (c) shows the DRAM read timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol
DRAM	Row address setup time	t _{ASR}
(HM514260C-7)	Row address hold time	t _{RAH}
	Column address setup time	t _{ASC}
	Column address hold time	t _{cah}
	RAS-CAS delay time	t _{RCD}
	RAS-column address delay time	t _{RAD}
	RAS precharge time	t _{RP}
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}

a. DRAM

- i. Row address setup time calculation [T_{r-1} cycle rise] $0.5 t_{cyc} + t_{CSD2 (min)} - t_{AD (max)} = 5ns \ge 0 ns (t_{ASR})$
- ii. Row address hold time calculation

 $t_{AH (min)} = 0.5 t_{cyc} - 10 = 15 \text{ ns} \ge 10 \text{ ns} (t_{RAH})$

iii. Column address setup time calculation $[T_{cl-1} cycle rise]$

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{AD (max)}} = 30 \text{ ns} \ge 0 \text{ ns} (t_{\text{ASC}})$

iv. Column address hold time calculation $[T_{w-1} cycle rise]$

2 $t_{_{Cyc}} + t_{_{AD\,(min)}} - t_{_{CASD\,(max)}} = 80 \text{ ns} \ge 15 \text{ ns} (t_{_{CAH}})$

- v. $\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time calculation [T_{r-1} cycle fall] 1.5 $t_{cyc} + t_{CASD (min)} - t_{CSD2 (max)} = 55 \text{ ns} \ge 20 \text{ ns} (t_{RCD})$
- vi. RAS-column address delay time calculation $t_{AH (min)} = 0.5 t_{cyc} - 10 = 15 \text{ ns} \ge 15 \text{ ns} (t_{RAD})$
- vii. RAS precharge time calculation [T_{p-3} cycle rise] 1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- b. H8S/2655
 - i. Read data setup time calculation [T_{w-1} cycle rise] 2 $t_{cyc} - t_{CASD (max)} + t_{CAC (max)} = 60 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

Note: Access times are specified as follows according to t_{RCD} and t_{RAD} .

Conditions	Applicable Time
$\label{eq:t_rcd} \begin{array}{l} t_{\rm \tiny RCD} \mbox{ (calculated value)} \geq t_{\rm \tiny RCD} \mbox{ (max) and} \\ t_{\rm \tiny RAD} \mbox{ (calculated value)} \leq t_{\rm \tiny RAD} \mbox{ (max)} \end{array}$	Access time from \overline{CAS} (t _{cac})
$\label{eq:t_rcd} \begin{split} t_{\rm \tiny RCD} \mbox{ (calculated value)} &\leq t_{\rm \tiny RCD} \mbox{ (max) and} \\ t_{\rm \tiny RAD} \mbox{ (calculated value)} &\geq t_{\rm \tiny RAD} \mbox{ (max)} \end{split}$	Access time from address (t_{AA})
$\label{eq:t_rcd} \begin{array}{l} t_{\rm \tiny RCD} \mbox{ (calculated value)} \leq t_{\rm \tiny RCD} \mbox{ (max) and} \\ t_{\rm \tiny RAD} \mbox{ (calculated value)} \leq t_{\rm \tiny RAD} \mbox{ (max)} \end{array}$	Access time from \overline{RAS} (t_{RAC})

ii. Read data hold time calculation $[T_{cl-2} cycle rise]$

 $t_{_{CASD\,(min)}} + t_{_{OFF1\,(min)}} = 0 \ ns \ge 0 \ ns \ (t_{_{RDH}})$

2. Write Access

Figure 3.3.1 (d) shows the DRAM write timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM (HM514260C-7)	Write command setup time	t _{wcs}
	Write command hold time	t _{wch}
	Write input setup time	t _{DS}
	Write input hold time	t _{DH}

a. Write command setup time calculation

 $t_{_{WCS\,(min)}} = 0.5 t_{_{cvc}} - 10 = 15 \text{ ns} \ge 0 \text{ ns} (t_{_{WCS}})$

b. Write command hold time calculation $[T_{w-1} cycle rise]$

1.5 $t_{cyc} - t_{CASD (max)} = 55 \text{ ns} \ge 15 \text{ ns} (t_{WCH})$

c. Write input setup time calculation

 $t_{_{WDS (min)}} = 0.5 t_{_{cvc}} - 20 = 5 ns \ge 0 ns (t_{_{DS}})$

d. Write input hold time calculation $[T_{w-1} cycle rise]$

 $1.5 t_{_{\rm cyc}} + t_{_{\rm WRD1\,(min)}} + t_{_{\rm WDH\,(min)}} - t_{_{\rm CASD\,(max)}} = 55 \ ns \ge 15 \ ns \ (t_{_{\rm DH}})$

- 3. Burst Mode
 - a. Fast page mode

In fast page mode, confirm that the following AC characteristics are satisfied.

ltem		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
DRAM	Fast page mode CAS precharge time	t _{cP}
(HM514260C-7)	Fast page mode cycle time	t _{PC}
	RAS hold time from CAS precharge	t _{RHCP}

i. H8S/2655

i-1 Read data setup time calculation $[T_{c1-2} cycle rise]$

 $3 t_{_{CYC}} - t_{_{CASD (max)}} - t_{_{ACP (max)}} = 90 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

i-2 Read data hold time calculation $[T_{p-3} \text{ cycle rise}]$

 $t_{\text{CSD1 (min)}} + t_{\text{OFF1 (min)}} = 0 \text{ ns} \ge 0 \text{ ns} (t_{\text{RDH}})$

ii. DRAM

ii-1 Fast page mode \overline{CAS} precharge time calculation [T_{c1-2} cycle rise]

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 30 \text{ ns} \ge 10 \text{ ns} (t_{\text{CP}})$

ii-2 Fast page mode cycle time calculation $[T_{w-1} cycle rise]$

3 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 45 \text{ ns} (t_{\text{PC}})$

ii-3 \overline{RAS} hold time from \overline{CAS} precharge calculation [T_{cl-2} cycle rise]

$$3 t_{cyc} + t_{CSD1 (min)} - t_{CASD (max)} = 130 \text{ ns} \ge 40 \text{ ns} (t_{RHCP})$$

b. \overline{RAS} down mode

 \overline{RAS} down mode can be selected by setting the RCDM bit to 1 in the memory control register (MCR). This mode cannot be selected when the \overline{LWR} pin is used for the \overline{LCAS} signal.

4. Refresh Cycle (\overline{CAS} -Before- \overline{RAS} Refreshing)

Figures 3.3.1 (e) and 3.3.1 (f) show the \overline{CAS} -before- \overline{RAS} refresh timing charts. Confirm that the following AC characteristics are satisfied.

Item		Symbol	
DRAM (HM514260C-7)	RAS precharge time	t _{RP}	
	CAS setup time	t _{csr}	
	RAS pulse width	t _{RAS}	
	CAS hold time	t _{chr}	
	Normal mode CAS precharge time	t _{cpn}	
	Random read/write cycle time	t _{RC}	

a. \overline{RAS} precharge time

- i. Transition from normal cycle to refresh cycle [T_{Rp} cycle rise] 1.5 t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 ns \geq 50 ns (t_{RP})
- ii. Transition from refresh cycle to normal cycle
 - ii-1 When using $\overline{\text{LCAS}}$ pin for $\overline{\text{LCAS}}$ signal [T_p cycle rise] 1.5 t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 ns ≥ 50 ns (t_{RP})
 - ii-2 When using $\overline{\text{LWR}}$ pin for $\overline{\text{LCAS}}$ signal [T_{RI} cycle rise] 2.5 t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 105 ns \geq 50 ns (t_{RP})

b. \overline{CAS} setup time

 $t_{\text{CSR (min)}} = 15 \text{ ns} \ge 10 \text{ ns} (t_{\text{CSR}})$

- c. RAS pulse width [T_{Rr} cycle fall] 2.5 $t_{eyc} + t_{CSD1 (min)} - t_{CSD2 (max)} = 105 \text{ ns} \ge 70 \text{ ns} (t_{RAS})$
- d. $\overline{\text{CAS}}$ hold time [T_{Rr} cycle fall]

2.5 $t_{cyc} + t_{CASD (min)} - t_{CSD2 (max)} = 105 \text{ ns} \ge 10 \text{ ns} (t_{CHR})$

- e. Normal mode \overline{CAS} precharge time
 - i. Transition from normal cycle to refresh cycle [T_{Rp} cycle rise] $t_{cyc} + t_{CASD (min)} - t_{CASD (max)} = 70 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$
 - ii. Transition from refresh cycle to normal cycle
 - ii-1 When using $\overline{\text{LCAS}}$ pin for $\overline{\text{LCAS}}$ signal [T_p cycle rise] 3 t_{cyc} + t_{CASD (min)} - t_{CASD (max)} = 130 ns ≥ 10 ns (t_{CPN})
 - ii-2 When using \overline{LWR} pin for \overline{LCAS} signal $[T_{RI}$ cycle rise] 4 $t_{cyc} + t_{CASD (min)} - t_{CASD (max)} = 180 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$

Rev. 1.0, 09/98, page 67 of 163

- f. Random read/write cycle time $[T_{Rr} cycle fall]$
 - i. When using $\overline{\text{LCAS}}$ pin for $\overline{\text{LCAS}}$ signal $4 t_{\text{cyc}} + t_{\text{CSD2 (min)}} - t_{\text{CSD2 (max)}} = 180 \text{ ns} \ge 130 \text{ ns} (t_{\text{RC}})$
 - ii. When using \overline{LWR} pin for \overline{LCAS} signal 5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD2 (max)} = 230 \text{ ns} \ge 130 \text{ ns} (t_{RC})$
- 5. AC Characteristics

Table 3.3.1 (b) shows the AC characteristics of the H8S/2655, and table 3.3.1. (c) the AC characteristics of the HM514260C-7.

Table 3.3.1 (b)	AC Characteristics	of H8S/2655
-----------------	--------------------	-------------

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
Address hold time	t _{AH}	$0.5 imes t_{_{cyc}}-10$	_	ns
CS delay time 1	t _{CSD1}	_	20	ns
CS delay time 2	t _{CSD2}	—	20	ns
CAS delay time	t _{casd}	—	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0	—	ns
WR delay time 1	t _{wRD1}	_	20	ns
Write data setup time	t _{wDS}	$0.5 imes t_{_{cyc}}-20$	_	ns
Write data hold time	t _{wDH}	$0.5 imes t_{_{cyc}}-10$	_	ns
WR setup time	t _{wcs}	$0.5 imes t_{_{cyc}}-10$	_	ns

Item	Symbol	Min	Max	Unit
Random read/write cycle time	t _{RC}	130	—	ns
RAS precharge time	t _{RP}	50	—	ns
RAS pulse width	t _{RAS}	70	10000	ns
Row address setup time	t _{ASR}	0	—	ns
Row address hold time	t _{RAH}	10	_	ns
Column address setup time	t _{ASC}	0	_	ns
Column address hold time	t _{cah}	15	_	ns
RAS-CAS delay time	t _{RCD}	20	50	ns
RAS-column address delay time	t _{RAD}	15	35	ns
Access time from RAS	t _{RAC}	—	70	ns
Access time from CAS	t _{cac}	—	20	ns
Access time from address	t _{AA}	—	35	ns
Output buffer turn-off time	t _{off1}	0	15	ns
Write command setup time	t _{wcs}	0	—	ns
Write command hold time	t _{wcH}	15	_	ns
Data input setup time	t _{DS}	0	_	ns
Data input hold time	t _{DH}	15		ns
CAS setup time	t _{csr}	10	—	ns
CAS hold time	t _{chr}	10	—	ns
Normal mode CAS precharge time	t _{cpn}	10	—	ns
Fast page mode cycle time	t _{PC}	45	_	ns
Fast page mode CAS precharge time	t _{cp}	10	—	ns
Access time from CAS precharge	t _{ACP}		40	ns
RAS hold time from CAS precharge	t _{RHCP}	40	—	ns

Table 3.3.1 (c) AC Characteristics of HM514260C-7



Figure 3.3.1 (c) DRAM Read Timing Chart


Figure 3.3.1 (d) DRAM Write Timing Chart

Rev. 1.0, 09/98, page 71 of 163



Figure 3.3.1 (e) CAS-Before-RAS Refresh Timing Chart (LCAS Pin Used for LCAS Signal)



Figure 3.3.1 (f) CAS-Before-RAS Refresh Timing Chart (LWR Pin Used for LCAS Signal)

Circuit Diagram



Figure 3.3.1 (g) HM514260CTT-7 Interface (LCAS Pin Used for LCAS Signal)

3.8 DRAM (HM514270C-7) Interface Using 2-WE Control

DRAM (HM514270C-7) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

Figure 3.3.2 (a) shows an example of the connection between an H8S/2655 and ×16-bit configuration DRAM (HM514270C-7). The H8S/2655 is set to mode 4 16-bit bus mode, and the DRAM is allocated to area 2. The 2- WE method is used for byte control.



Figure 3.3.2 (a) Example of Connection between H8S/2655 and DRAM

2. Figure 3.3.2 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the DRAM area is H'40 0000–H'47 FFFF.



Figure 3.3.2 (b) Memory Map

Rev. 1.0, 09/98, page 75 of 163

3. Table 3.3.2 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	0	*	*	Area 2: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	*	*	—
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	—
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	0	1	*	*	*	*	1 program wait state inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	0	0	1	DRAM space: Area 2
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		0	1	0	1	0	1	0	0	1 precharge state
										Fast page mode
										RAS up mode
										2-WE control
										9-bit shift
										CAS-before-RAS refreshing, no wait
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		1	0	0	*	0	0	0	1	Refresh control performed
										CAS-before-RAS refreshing wait state insertion disabled
										CAS-before-RAS refreshing
										Compare-match interrupts disabled
										Refresh counter clock:
Refresh time constant register	RTCOR	0	1	0	0	1	1	1	1	H'4F ^{*1}

 Table 3.3.2 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in DRAM access are shown below. The t_{cvc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 5. AC Characteristics below.

1. Read Access

Figure 3.3.2 (c) shows the DRAM read timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM	Row address setup time	t _{ASR}
(HM514270C-7)	Row address hold time	t _{RAH}
	Column address setup time	t _{ASC}
	Column address hold time	t _{cah}
	RAS-CAS delay time	t _{RCD}
	RAS-column address delay time	t _{rad}
	RAS precharge time	t _{RP}
H8S/2655	Read data setup time	t _{rds}
	Read data hold time	t _{RDH}

a. DRAM

- i. Row address setup time calculation [T_{r-1} cycle rise] $0.5 t_{cyc} + t_{CSD2 (min)} - t_{AD (max)} = 5ns \ge 0 ns (t_{ASR})$
- ii. Row address hold time calculation $t_{AH (min)} = 0.5 t_{cvc} - 10 = 15 \text{ ns} \ge 10 \text{ ns} (t_{RAH})$
- iii. Column address setup time calculation [T_{c1} cycle rise]

 $t_{_{Cyc}} + t_{_{CASD\,(min)}} - t_{_{AD\,(max)}} = 30 \text{ ns} \ge 0 \text{ ns} \ (t_{_{ASC}})$

iv. Column address hold time calculation $[T_{w_{1}}]$ cycle rise]

2 $t_{_{\text{cyc}}} + t_{_{AD \,(\text{min})}} - t_{_{CASD \,(\text{max})}} = 80 \text{ ns} \ge 15 \text{ ns} \, (t_{_{CAH}})$

- v. $\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time calculation [T_{r-1} cycle fall] 1.5 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CSD2 (max)}} = 55 \text{ ns} \ge 20 \text{ ns} (t_{\text{RCD}})$
- vi. RAS-column address delay time calculation $t_{AH (min)} = 0.5 t_{cyc} - 10 = 15 \text{ ns} \ge 15 \text{ ns} (t_{RAD})$
- vii. RAS precharge time calculation [T_{p-3} cycle rise] 1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- b. H8S/2655
 - i. Read data setup time calculation [T_{w-1} cycle rise] 2 $t_{cyc} - t_{CASD (max)} + t_{CAC (max)} = 60 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

Note: Access times are specified as follows according to t_{RCD} and t_{RAD} .

Conditions	Applicable Time
$\begin{array}{l} t_{_{\rm RCD}} \text{ (calculated value)} \geq t_{_{\rm RCD}} \text{ (max) and} \\ t_{_{\rm RAD}} \text{ (calculated value)} \leq t_{_{\rm RAD}} \text{ (max)} \end{array}$	Access time from \overline{CAS} (t _{cAC})
$ \begin{split} t_{_{\rm RCD}} & (\text{calculated value}) \leq t_{_{\rm RCD}} & (\text{max}) \text{ and} \\ t_{_{\rm RAD}} & (\text{calculated value}) \geq t_{_{\rm RAD}} & (\text{max}) \end{split} $	Access time from address (t_{AA})
$\label{eq:transform} \begin{array}{l} t_{_{RCD}} \text{ (calculated value)} \leq t_{_{RCD}} \text{ (max) and} \\ t_{_{RAD}} \text{ (calculated value)} \leq t_{_{RAD}} \text{ (max)} \end{array}$	Access time from \overline{RAS} (t _{RAC})

ii. Read data hold time calculation $[T_{c1-2} cycle rise]$

 $t_{_{CASD\,(min)}} + t_{_{OFF1\,(min)}} = 0 \text{ ns} \ge 0 \text{ ns} \ (t_{_{RDH}})$

2. Write Access

Figure 3.3.2 (d) shows the DRAM write timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM (HM514270C-7)	Write command setup time	t _{wcs}
	Write command hold time	t _{wch}
	Write input setup time	t _{DS}
	Write input hold time	t _{DH}

a. Write command setup time calculation

 $t_{wCS (min)} = 0.5 t_{evc} - 10 = 15 \text{ ns} \ge 0 \text{ ns} (t_{wCS})$

b. Write command hold time calculation $[T_{w-1} cycle rise]$

1.5
$$t_{cvc} - t_{CASD (max)} = 55 \text{ ns} \ge 15 \text{ ns} (t_{WCH})$$

c. Write input setup time calculation

 $t_{_{WDS (min)}} = 0.5 t_{_{cyc}} - 20 = 5 ns \ge 0 ns (t_{_{DS}})$

d. Write input hold time calculation $[T_{w-1} cycle rise]$

 $1.5 \ t_{_{\text{CVC}}} + t_{_{\text{WRD1}\,(\text{min})}} + t_{_{\text{WDH}\,(\text{min})}} - t_{_{\text{CASD}\,(\text{max})}} = 55 \ \text{ns} \geq 15 \ \text{ns} \ (t_{_{\text{DH}}})$

- 3. Burst Mode
 - a. Fast page mode

In fast page mode, confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
DRAM	Fast page mode CAS precharge time	t _{cP}
(HM514270C-7)	Fast page mode cycle time	t _{PC}
	RAS hold time from CAS precharge	t _{RHCP}

i. H8S/2655

i-1 Read data setup time calculation [T_{c1-2} cycle rise]

3 $t_{_{CYC}} - t_{_{CASD (max)}} - t_{_{ACP (max)}} = 90 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

i-2 Read data hold time calculation $[T_{p-3} cycle rise]$

 $t_{CSD1 (min)} + t_{OFF1 (min)} = 0 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$

ii. DRAM

ii-1 Fast page mode \overline{CAS} precharge time calculation [T_{cl-2} cycle rise]

 $t_{\text{cvc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 30 \text{ ns} \ge 10 \text{ ns} (t_{\text{CP}})$

ii-2 Fast page mode cycle time calculation $[T_{w-1} cycle rise]$

3 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 45 \text{ ns} (t_{\text{PC}})$

ii-3 $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge calculation [T_{c1-2} cycle rise] 3 $t_{\text{cyc}} + t_{\text{CSD1 (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 40 \text{ ns} (t_{\text{RHCP}})$

b. \overline{RAS} down mode

 \overline{RAS} down mode can be selected by setting the RCDM bit to 1 in the memory control register (MCR).

4. Refresh Cycle (\overline{CAS} -Before- \overline{RAS} Refreshing)

Figure 3.3.2 (e) shows the \overline{CAS} -before- \overline{RAS} refresh timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol
DRAM (HM514270C-7)	RAS precharge time	t _{RP}
	CAS setup time	t _{csr}
	RAS pulse width	t _{RAS}
	CAS hold time	t _{chr}
	Normal mode CAS precharge time	t _{cpn}
	Random read/write cycle time	t _{RC}

a. \overline{RAS} precharge time

i. Transition from normal cycle to refresh cycle $[T_{R_p}$ cycle rise]

1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$

ii. Transition from refresh cycle to normal cycle $[T_p cycle rise]$

1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$

b. \overline{CAS} setup time

 $t_{CSR(min)} = 15 \text{ ns} \ge 10 \text{ ns} (t_{CSR})$

- c. RAS pulse width [T_{Rr} cycle fall] 2.5 $t_{cyc} + t_{CSD1 (min)} - t_{CSD2 (max)} = 105 \text{ ns} \ge 70 \text{ ns} (t_{RAS})$
- d. \overline{CAS} hold time [T_{Rr} cycle fall] 2.5 t_{eye} + t_{CASD (min)} - t_{CSD2 (max)} = 105 ns \ge 10 ns (t_{CHR})
- e. Normal mode \overline{CAS} precharge time
 - i. Transition from normal cycle to refresh cycle [T_{Rp} cycle rise] $t_{_{cyc}} + t_{_{CASD\,(min)}} - t_{_{CASD\,(max)}} = 70 \text{ ns} \ge 10 \text{ ns} (t_{_{CPN}})$
 - ii. Transition from refresh cycle to normal cycle [T_{R_p} cycle rise] 3 $t_{cyc} + t_{CASD (min)} - t_{CASD (max)} = 130 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$
- f. Random read/write cycle time $[T_{Rr} cycle fall]$

4 $t_{_{Cyc}}$ + $t_{_{CSD2\,(min)}}$ - $t_{_{CSD2\,(max)}}$ = 180 ns ≥ 130 ns ($t_{_{RC}}$)

Rev. 1.0, 09/98, page 80 of 163

5. AC Characteristics

Table 3.3.2 (b) shows the AC characteristics of the H8S/2655, and table 3.3.2. (c) the AC characteristics of the HM514270C-7.

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	_	20	ns
Address hold time	t _{AH}	$0.5 imes t_{_{cyc}} - 10$	_	ns
CS delay time 1	t _{CSD1}	—	20	ns
CS delay time 2	t _{CSD2}	—	20	ns
CAS delay time	t _{CASD}	—	20	ns
Read data setup time	t _{RDS}	15	—	ns
Read data hold time	t _{rdh}	0	—	ns
WR delay time 1	t _{wRD1}	—	20	ns
Write data setup time	t _{wps}	$0.5 imes t_{_{cyc}} - 20$	_	ns
Write data hold time	t _{wDH}	$0.5 imes t_{_{cyc}} - 10$	—	ns
WR setup time	t _{wcs}	$0.5 imes t_{\scriptscriptstyle cyc} - 10$	—	ns

Table 3.3.2 (b) AC Characteristics of H8S/2655

Item	Symbol	Min	Max	Unit
Random read/write cycle time	t _{RC}	130	_	ns
RAS precharge time	t _{RP}	50	—	ns
RAS pulse width	t _{RAS}	70	10000	ns
Row address setup time	t _{ASR}	0	—	ns
Row address hold time	t _{RAH}	10	—	ns
Column address setup time	t _{ASC}	0	—	ns
Column address hold time	t _{cah}	15	—	ns
RAS-CAS delay time	t _{RCD}	20	50	ns
RAS-column address delay time	t _{RAD}	15	35	ns
Access time from RAS	t _{RAC}	_	70	ns
Access time from CAS	t _{cac}	—	20	ns
Access time from address	t _{AA}	—	35	ns
Output buffer turn-off time	t _{off1}	0	15	ns
Write command setup time	t _{wcs}	0	—	ns
Write command hold time	t _{wch}	15	—	ns
Data input setup time	t _{DS}	0	—	ns
Data input hold time	t _{DH}	15	—	ns
CAS setup time	t _{csr}	10	—	ns
CAS hold time	t _{chr}	10	—	ns
Normal mode CAS precharge time	t _{cpn}	10	_	ns
Fast page mode cycle time	t _{PC}	45	—	ns
Fast page mode CAS precharge time	t _{cp}	10	—	ns
Access time from CAS precharge	t _{ACP}	_	40	ns
RAS hold time from CAS precharge	t _{RHCP}	40	_	ns

Table 3.3.2 (c) AC Characteristics of HM514270C-7



Figure 3.3.2 (c) DRAM Read Timing Chart

Rev. 1.0, 09/98, page 83 of 163



Figure 3.3.2 (d) DRAM Write Timing Chart



Figure 3.3.2 (e) CAS-Before-RAS Refresh Timing Chart

Rev. 1.0, 09/98, page 85 of 163

Circuit Diagram



Figure 3.3.2 (f) HM514270CTT-7 Interface

Rev. 1.0, 09/98, page 86 of 163

3.9 DRAM (HM51S4800C-7) Interface Using 2-CAS Control

DRAM (HM51S4800C-7) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

Figure 3.3.3 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration DRAMs (HM51S4800C-7s). The H8S/2655 is set to mode 4 16-bit bus mode, and the DRAMs are allocated to area 2. The 2- CAS method is used for byte control.



Figure 3.3.3 (a) Example of Connection between H8S/2655 and DRAMs (2-CAS Byte Control)

Figure 3.3.3 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the DRAM area is H'40 0000–H'4F FFFF.



Figure 3.3.3 (b) Memory Map

3. Table 3.3.3 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	0	*	*	Area 2: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	*	*	_
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	0	1	*	*	*	*	1 program wait state inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	0	0	1	DRAM space: Area 2
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	0: LCAS pin or 1: LWR	*	1	*	*	LCAS signal selected from LCAS and LWR pins
					pin					Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		0	1	0	0	0	1	0	0	1 precharge state
										Fast page mode
										RAS up mode
										2-CAS control
										9-bit shift
										CAS-before-RAS refreshing, no wait
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		1	0	0	*	0	0	0	1	Refresh control performed
										CAS-before-RAS refreshing wait state insertion disabled
										CAS-before-RAS refreshing
										Compare-match interrupts disabled
										Refresh counter clock:
Refresh time constant register	RTCOR	0	1	0	0	1	1	1	1	H'4F ^{*1}

 Table 3.3.3 (a)
 Bus Controller Settings

*: Don't care

*1: The HM51S4800C-7 uses 1024-cycle/16 ms refreshing. To allow for cases where refreshing cannot be performed at the specified time, calculations are based on twice this figure: 2048 cycles/16 ms. With a refresh counter clock of φ/2 (100 ns), the RTCOR value is (16 ms/2048 cycles) / 100 ns ≅ 79 (= H'4F).

Operation

The calculations used to check whether the AC characteristics are satisfied in DRAM access are shown below. The t_{cvc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 5. AC Characteristics below.

1. Read Access

Figure 3.3.3 (c) shows the DRAM read timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM	Row address setup time	t _{ASR}
(HM51S4800C-7)	Row address hold time	t _{RAH}
	Column address setup time	t _{ASC}
	Column address hold time	t _{cah}
	RAS-CAS delay time	t _{RCD}
	RAS-column address delay time	t _{RAD}
	RAS precharge time	t _{RP}
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}

a. DRAM

- i. Row address setup time calculation [T_{r-1} cycle rise] $0.5 t_{cyc} + t_{CSD2 (min)} - t_{AD (max)} = 5ns \ge 0 ns (t_{ASR})$
- ii. Row address hold time calculation

 $t_{_{AH (min)}} = 0.5 t_{_{cyc}} - 10 = 15 \text{ ns} \ge 10 \text{ ns} (t_{_{RAH}})$

iii. Column address setup time calculation $[T_{cl-1} cycle rise]$

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{AD (max)}} = 30 \text{ ns} \ge 0 \text{ ns} (t_{\text{ASC}})$

iv. Column address hold time calculation $[T_{w-1} cycle rise]$

2 $t_{_{Cyc}} + t_{_{AD\,(min)}} - t_{_{CASD\,(max)}} = 80 \text{ ns} \ge 15 \text{ ns} (t_{_{CAH}})$

- v. $\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time calculation $[T_{_{r-1}} \text{ cycle fall}]$ 1.5 $t_{_{\text{cyc}}} + t_{_{\text{CASD}(min)}} - t_{_{\text{CSD2}(max)}} = 55 \text{ ns} \ge 20 \text{ ns} (t_{_{\text{RCD}}})$
- vi. RAS-column address delay time calculation $t_{AH (min)} = 0.5 t_{cyc} - 10 = 15 \text{ ns} \ge 15 \text{ ns} (t_{RAD})$
- vii. RAS precharge time calculation [T_{p-3} cycle rise] 1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- b. H8S/2655
 - i. Read data setup time calculation [T_{w-1} cycle rise] 2 $t_{cyc} - t_{CASD (max)} + t_{CAC (max)} = 60 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

Note: Access times are specified as follows according to t_{RCD} and t_{RAD} .

Conditions	Applicable Time
$\label{eq:t_rcd} \begin{array}{l} t_{\rm \tiny RCD} \mbox{ (calculated value)} \geq t_{\rm \tiny RCD} \mbox{ (max) and} \\ t_{\rm \tiny RAD} \mbox{ (calculated value)} \leq t_{\rm \tiny RAD} \mbox{ (max)} \end{array}$	Access time from \overline{CAS} (t _{cac})
$\label{eq:t_rcd} \begin{array}{l} t_{_{\rm RCD}} \mbox{ (calculated value)} \leq t_{_{\rm RCD}} \mbox{ (max) and} \\ t_{_{\rm RAD}} \mbox{ (calculated value)} \geq t_{_{\rm RAD}} \mbox{ (max)} \end{array}$	Access time from address (t_{AA})
$\label{eq:t_rcd} \begin{array}{l} t_{_{RCD}} \text{ (calculated value)} \leq t_{_{RCD}} \text{ (max) and} \\ t_{_{RAD}} \text{ (calculated value)} \leq t_{_{RAD}} \text{ (max)} \end{array}$	Access time from $\overline{\text{RAS}}$ (t_{RAC})

ii. Read data hold time calculation $[T_{cl-2} cycle rise]$

 $t_{_{CASD\,(min)}} + t_{_{OFF1\,(min)}} = 0 \ ns \ge 0 \ ns \ (t_{_{RDH}})$

2. Write Access

Figure 3.3.3 (d) shows the DRAM write timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM (HM51S4800C-7)	Write command setup time	t _{wcs}
	Write command hold time	t _{wcн}
	Write input setup time	t _{DS}
	Write input hold time	t _{DH}

a. Write command setup time calculation

 $t_{_{WCS\,(min)}} = 0.5 t_{_{cvc}} - 10 = 15 \text{ ns} \ge 0 \text{ ns} (t_{_{WCS}})$

b. Write command hold time calculation $[T_{w-1} cycle rise]$

1.5 $t_{cyc} - t_{CASD (max)} = 55 \text{ ns} \ge 15 \text{ ns} (t_{WCH})$

c. Write input setup time calculation

 $t_{_{WDS (min)}} = 0.5 t_{_{cvc}} - 20 = 5 ns \ge 0 ns (t_{_{DS}})$

d. Write input hold time calculation $[T_{w-1} cycle rise]$

 $1.5 t_{_{\rm cyc}} + t_{_{\rm WRD1\,(min)}} + t_{_{\rm WDH\,(min)}} - t_{_{\rm CASD\,(max)}} = 55 \ ns \ge 15 \ ns \ (t_{_{\rm DH}})$

- 3. Burst Mode
 - a. Fast page mode

In fast page mode, confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
DRAM (HM51S4800C-7)	Fast page mode CAS precharge time	t _{cP}
	Fast page mode cycle time	t _{PC}
	RAS hold time from CAS precharge	t _{RHCP}

i. H8S/2655

i-1 Read data setup time calculation [T_{c1-2} cycle rise]

3 $t_{\text{cyc}} - t_{\text{CASD (max)}} - t_{\text{ACP (max)}} = 90 \text{ ns} \ge 15 \text{ ns} (t_{\text{RDS}})$

i-2 Read data hold time calculation $[T_{p-3} \text{ cycle rise}]$ $t_{CSD1 (min)} + t_{OFF1 (min)} = 0 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$

ii. DRAM

ii-1 Fast page mode \overline{CAS} precharge time calculation [T_{cl-2} cycle rise]

 $t_{_{CYC}} + t_{_{CASD\,(min)}} - t_{_{CASD\,(max)}} = 30 \text{ ns} \ge 10 \text{ ns} \ (t_{_{CP}})$

ii-2 Fast page mode cycle time calculation $[T_{w-1} cycle rise]$

3 $t_{_{CYC}} + t_{_{CASD\,(min)}} - t_{_{CASD\,(max)}} = 130 \text{ ns} \ge 45 \text{ ns} (t_{_{PC}})$

ii-3 $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge calculation [T_{c1-2} cycle rise] 3 t_{cyc} + t_{CSD1 (min)} - t_{CASD (max)} = 130 ns ≥ 40 ns (t_{RHCP})

b. \overline{RAS} down mode

 \overline{RAS} down mode can be selected by setting the RCDM bit to 1 in the memory control register (MCR). This mode cannot be selected when the \overline{LWR} pin is used for the \overline{LCAS} signal.

Rev. 1.0, 09/98, page 92 of 163

- 4. Refresh Cycle
 - a. \overline{CAS} -before- \overline{RAS} refreshing

Figures 3.3.3 (e) and 3.3.3 (f) show the \overline{CAS} -before- \overline{RAS} refresh timing charts. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM (HM51S4800C-7)	RAS precharge time	t _{RP}
	CAS setup time	t _{csr}
	RAS pulse width	t _{RAS}
	CAS hold time	t _{chr}
	Normal mode CAS precharge time	t _{cpn}
	Random read/write cycle time	t _{RC}

i. \overline{RAS} precharge time

i-1 Transition from normal cycle to refresh cycle $[T_{Rp} cycle rise]$

1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$

- i-2 Transition from refresh cycle to normal cycle
 - When using $\overline{\text{LCAS}}$ pin for $\overline{\text{LCAS}}$ signal [T_p cycle rise]
 - 1.5 $t_{cyc} + t_{CSD2 (min)} t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
 - When using $\overline{\text{LWR}}$ pin for $\overline{\text{LCAS}}$ signal [T_{RI} cycle rise]
 - 2.5 $t_{_{CYC}} + t_{_{CSD2\,(min)}} t_{_{CSD1\,(max)}} = 105 \text{ ns} \ge 50 \text{ ns} (t_{_{RP}})$

ii. \overline{CAS} setup time

 $t_{_{CSR (min)}} = 15 \text{ ns} \ge 10 \text{ ns} (t_{_{CSR}})$

iii. \overline{RAS} pulse width [T_{Rr} cycle fall]

2.5 $t_{cyc} + t_{CSD1 \, (min)} - t_{CSD2 \, (max)} = 105 \text{ ns} \ge 70 \text{ ns} \, (t_{RAS})$

iv. \overline{CAS} hold time [T_{Rr} cycle fall]

2.5 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CSD2 (max)}} = 105 \text{ ns} \ge 10 \text{ ns} (t_{\text{CHR}})$

- v. Normal mode \overline{CAS} precharge time
 - v-1 Transition from normal cycle to refresh cycle $[T_{Rp} cycle rise]$

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 70 \text{ ns} \ge 10 \text{ ns} (t_{\text{CPN}})$

- v-2 Transition from refresh cycle to normal cycle
 - When using $\overline{\text{LCAS}}$ pin for $\overline{\text{LCAS}}$ signal [T_p cycle rise]

 $3 t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 10 \text{ ns} (t_{\text{CPN}})$

• When using \overline{LWR} pin for \overline{LCAS} signal [T_{RI} cycle rise]

4
$$t_{cyc} + t_{CASD (min)} - t_{CASD (max)} = 180 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$$

vi. Random read/write cycle time $[T_{Rr} cycle fall]$

vi-1 When using $\overline{\text{LCAS}}$ pin for $\overline{\text{LCAS}}$ signal

4 $t_{cyc} + t_{CSD2 (min)} - t_{CSD2 (max)} = 180 \text{ ns} \ge 130 \text{ ns} (t_{RC})$

vi-2 When using \overline{LWR} pin for \overline{LCAS} signal

5 $t_{_{CSD2}(min)} - t_{_{CSD2}(max)} = 230 \text{ ns} \ge 130 \text{ ns} (t_{_{RC}})$

b. Self-refresh mode

Figure 3.3.3 (g) shows the self-refresh timing chart.

A transition can be made to self-refresh mode by setting the RMODE bit to 1 in the DRAM control register (DRAMCR), then executing a SLEEP instruction to enter software standby mode.

In self-refresh mode, confirm that the following AC characteristics are satisfied.

ltem		Symbol
DRAM (HM51S4800C-7)	RAS pulse width	t _{RASS}
	CAS hold time	t _{chs}
	RAS precharge time	t _{RPS}

i. RAS pulse width calculation [T_{Rr} cycle fall] 3.5 t_{cyc} + (software standby time) + $t_{CSD1 (max)} - t_{CSD2 (min)}$ = 105 + (software standby time) ns \ge 100 ns (t_{RASS})

- ii. \overline{CAS} hold time calculation [T_{Rc} cycle fall] $0.5 t_{cyc} + t_{CASD (min)} - t_{CSD1 (max)} = 5 \text{ ns } \ge -50 \text{ ns } (t_{CHS})$
- iii. \overline{RAS} precharge time calculation $[T_{Rc} \text{ cycle fall}]$ When the interrupt handling routine area is in DRAM:

 t_{cyc} + (interrupt exception handling time) + 1.5 t_{cyc} + $t_{CSD2 (max)}$ - $t_{CSD1 (min)}$

= 105 + (interrupt exception handling time) ns \ge 130 ns (t_{RPS})

- Note: Under the following conditions, the interrupt exception handling time is $21 t_{eyc} = 1050 \text{ ns}$, so that the above $\overline{\text{RAS}}$ precharge time inequality is true.
 - Interrupt mode: Mode 0
 - Area 0 access states: 4
 - Stack area access states: 3

5. AC Characteristics

Table 3.3.3 (b) shows the AC characteristics of the H8S/2655, and table 3.3.3. (c) the AC characteristics of the HM51S4800C-7.

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	_	20	ns
Address hold time	t _{AH}	$0.5 imes t_{_{cyc}} - 10$	—	ns
CS delay time 1	t _{csD1}		20	ns
CS delay time 2	t _{CSD2}	_	20	ns
RD delay time 1	t _{RSD1}	—	20	ns
CAS delay time	t _{CASD}	—	20	ns
Read data setup time	t _{RDS}	15	—	ns
Read data hold time	t _{RDH}	0	—	ns
WR delay time 1	t _{wRD1}	—	20	ns
Write data setup time	t _{wDS}	$0.5 imes t_{_{cyc}} - 20$	—	ns
Write data hold time	t _{wDH}	$0.5 imes t_{\scriptscriptstyle cyc} - 10$	—	ns
WR setup time	t _{wcs}	$0.5 imes t_{_{cyc}} - 10$	—	ns

Table 3.3.3 (b)AC Characteristics of H8S/2655

Item	Symbol	Min	Мах	Unit
Random read/write cycle time	t _{RC}	130	_	ns
RAS precharge time	t _{RP}	50	—	ns
RAS pulse width	t _{RAS}	70	10000	ns
Row address setup time	t _{ASR}	0	_	ns
Row address hold time	t _{RAH}	10	—	ns
Column address setup time	t _{ASC}	0	—	ns
Column address hold time	t _{cah}	15	_	ns
RAS-CAS delay time	t _{RCD}	20	50	ns
RAS-column address delay time	t _{RAD}	15	35	ns
Access time from RAS	t _{RAC}	_	70	ns
Access time from CAS	t _{cac}	_	20	ns
Access time from address	t _{AA}	_	35	ns
Access time from OE	t _{oac}	_	20	ns
Output buffer turn-off time	t _{OFF1}	0	15	ns
Write command setup time	t _{wcs}	0	—	ns
Write command hold time	t _{wch}	15	—	ns
Data input setup time	t _{DS}	0	—	ns
Data input hold time	t _{DH}	15	—	ns
CAS setup time	t _{csr}	10	—	ns
CAS hold time	t _{chr}	10	—	ns
Normal mode CAS precharge time	t _{cpn}	10	—	ns
Fast page mode cycle time	t _{PC}	45	—	ns
Fast page mode CAS precharge time	t _{cp}	10	—	ns
Access time from CAS precharge	t _{ACP}	_	40	ns
RAS hold time from CAS precharge	t _{RHCP}	40	—	ns
Self-refresh RAS pulse width	t _{RASS}	100	—	ns
Self-refresh RAS precharge time	t _{RPS}	130	—	ns
Self-refresh CAS hold time	t _{chs}	-50	_	ns

Table 3.3.3 (c) AC Characteristics of HM51S4800C-7



Figure 3.3.3 (c) DRAM Read Timing Chart

Rev. 1.0, 09/98, page 97 of 163



Figure 3.3.3 (d) DRAM Write Timing Chart



Figure 3.3.3 (e) CAS-Before-RAS Refresh Timing Chart (LCAS Pin Used for LCAS Signal)



Figure 3.3.3 (f) CAS-Before-RAS Refresh Timing Chart (LWR Pin Used for LCAS Signal)



Figure 3.3.3 (g) Self-Refresh Timing Chart

Circuit Diagram



Figure 3.3.3 (h) HM51S4800CJ-7 Interface (LCAS Pin Used for LCAS Signal)

Rev. 1.0, 09/98, page 101 of 163

3.10 DRAM (HM51S4800C-7) Interface Using 2-WE Control

DRAM (HM51S4800C-7) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

 Figure 3.3.4 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration DRAMs (HM51S4800C-7s). The H8S/2655 is set to mode 4 16-bit bus mode, and the DRAMs are allocated to area 2. The 2- WE method is used for byte control.









Figure 3.3.4 (b) Memory Map

Rev. 1.0, 09/98, page 103 of 163

3. Table 3.3.4 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	0	*	*	Area 2: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	*	*	—
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	—
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	0	1	*	*	*	*	1 program wait state inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	0	0	1	DRAM space: Area 2
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		0	1	0	1	0	1	0	0	1 precharge state
										Fast page mode
										RAS up mode
										2-WE control
										9-bit shift
										CAS-before-RAS refreshing, no wait
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		1	0	0	*	0	0	0	1	Refresh control performed
										CAS-before-RAS refreshing wait state insertion disabled
										CAS-before-RAS refreshing
										Compare-match interrupts disabled
										Refresh counter clock:
Refresh time constant register	RTCOR	0	1	0	0	1	1	1	1	H'4F ^{*1}

 Table 3.3.4 (a)
 Bus Controller Settings

*: Don't care

*1: The HM51S4800C-7 uses 1024-cycle/16 ms refreshing. To allow for cases where refreshing cannot be performed at the specified time, calculations are based on twice this figure: 2048 cycles/16 ms. With a refresh counter clock of φ/2 (100 ns), the RTCOR value is (16 ms/2048 cycles) / 100 ns ≅ 79 (= H'4F).

Operation

The calculations used to check whether the AC characteristics are satisfied in DRAM access are shown below. The t_{cvc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 5. AC Characteristics below.

1. Read Access

Figure 3.3.4 (c) shows the DRAM read timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM	Row address setup time	t _{ASR}
(HM51S4800C-7)	Row address hold time	t _{RAH}
	Column address setup time	t _{ASC}
	Column address hold time	t _{can}
	RAS-CAS delay time	t _{rcd}
	RAS-column address delay time	t _{RAD}
	RAS precharge time	t _{RP}
H8S/2655	Read data setup time	t _{rds}
	Read data hold time	t _{rdh}

a. DRAM

- i. Row address setup time calculation [T_{r-1} cycle rise] $0.5 t_{cyc} + t_{CSD2 (min)} - t_{AD (max)} = 5ns \ge 0 ns (t_{ASR})$
- ii. Row address hold time calculation $t_{AH (min)} = 0.5 t_{cvc} - 10 = 15 \text{ ns} \ge 10 \text{ ns} (t_{RAH})$
- iii. Column address setup time calculation [T_{cl-1} cycle rise]

 $t_{_{Cyc}} + t_{_{CASD\,(min)}} - t_{_{AD\,(max)}} = 30 \text{ ns} \ge 0 \text{ ns} \text{ } (t_{_{ASC}})$

iv. Column address hold time calculation [T_{w-1} cycle rise]

2 $t_{_{\text{cyc}}} + t_{_{AD (min)}} - t_{_{CASD (max)}} = 80 \text{ ns} \ge 15 \text{ ns} (t_{_{CAH}})$

- v. $\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time calculation [T_{r-1} cycle fall] 1.5 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CSD2 (max)}} = 55 \text{ ns} \ge 20 \text{ ns} (t_{\text{RCD}})$
- vi. RAS-column address delay time calculation $t_{AH (min)} = 0.5 t_{cyc} - 10 = 15 \text{ ns} \ge 15 \text{ ns} (t_{RAD})$
- vii. RAS precharge time calculation [T_{p-3} cycle rise] $1.5 t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- b. H8S/2655
 - i. Read data setup time calculation [T_{w-1} cycle rise] $2 t_{cyc} - t_{CASD (max)} + t_{CAC (max)} = 60 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

Note: Access times are specified as follows according to t_{RCD} and t_{RAD} .

Conditions	Applicable Time
$\begin{array}{l} t_{_{\rm RCD}} \text{ (calculated value)} \geq t_{_{\rm RCD}} \text{ (max) and} \\ t_{_{\rm RAD}} \text{ (calculated value)} \leq t_{_{\rm RAD}} \text{ (max)} \end{array}$	Access time from \overline{CAS} (t _{cAC})
$t_{_{RCD}}$ (calculated value) $\leq t_{_{RCD}}$ (max) and $t_{_{RAD}}$ (calculated value) $\geq t_{_{RAD}}$ (max)	Access time from address (t_{AA})
$\label{eq:rcd} \begin{array}{l} t_{_{\rm RCD}} \text{ (calculated value)} \leq t_{_{\rm RCD}} \text{ (max) and} \\ t_{_{\rm RAD}} \text{ (calculated value)} \leq t_{_{\rm RAD}} \text{ (max)} \end{array}$	Access time from \overline{RAS} (t_{RAC})

ii. Read data hold time calculation $[T_{c1-2} cycle rise]$

 $t_{_{CASD\,(min)}} + t_{_{OFF1\,(min)}} = 0 \text{ ns} \ge 0 \text{ ns} \ (t_{_{RDH}})$

2. Write Access

Figure 3.3.4 (d) shows the DRAM write timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol	
DRAM (HM51S4800C-7)	Write command setup time	t _{wcs}	
	Write command hold time	t _{wch}	
	Write input setup time	t _{DS}	
	Write input hold time	t _{DH}	

a. Write command setup time calculation

 $t_{wCS (min)} = 0.5 t_{evc} - 10 = 15 \text{ ns} \ge 0 \text{ ns} (t_{wCS})$

b. Write command hold time calculation $[T_{w-1} cycle rise]$

1.5
$$t_{cvc} - t_{CASD (max)} = 55 \text{ ns} \ge 15 \text{ ns} (t_{WCH})$$
c. Write input setup time calculation

 $t_{_{WDS (min)}} = 0.5 t_{_{cyc}} - 20 = 5 ns \ge 0 ns (t_{_{DS}})$

d. Write input hold time calculation $[T_{w-1} cycle rise]$

 $1.5 \ t_{_{\text{CVC}}} + t_{_{\text{WRD1}\,(\text{min})}} + t_{_{\text{WDH}\,(\text{min})}} - t_{_{\text{CASD}\,(\text{max})}} = 55 \ \text{ns} \geq 15 \ \text{ns} \ (t_{_{\text{DH}}})$

- 3. Burst Mode
 - a. Fast page mode

In fast page mode, confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
DRAM (HM51S4800C-7)	Fast page mode \overline{CAS} precharge time	t _{cP}
	Fast page mode cycle time	t _{PC}
	RAS hold time from CAS precharge	t _{RHCP}

i. H8S/2655

i-1 Read data setup time calculation [T_{c1-2} cycle rise]

3 $t_{\text{cyc}} - t_{\text{CASD (max)}} - t_{\text{ACP (max)}} = 90 \text{ ns} \ge 15 \text{ ns} (t_{\text{RDS}})$

i-2 Read data hold time calculation $[T_{p-3} cycle rise]$

 $t_{CSD1 (min)} + t_{OFF1 (min)} = 0 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$

ii. DRAM

ii-1 Fast page mode \overline{CAS} precharge time calculation [T_{cl-2} cycle rise]

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 30 \text{ ns} \ge 10 \text{ ns} (t_{\text{CP}})$

ii-2 Fast page mode cycle time calculation $[T_{w-1} cycle rise]$

3 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 45 \text{ ns} (t_{\text{PC}})$

ii-3 $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge calculation [T_{c1-2} cycle rise] 3 $t_{\text{cyc}} + t_{\text{CSD1 (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 40 \text{ ns} (t_{\text{RHCP}})$

b. \overline{RAS} down mode

 \overline{RAS} down mode can be selected by setting the RCDM bit to 1 in the memory control register (MCR).

- 4. Refresh Cycle
 - a. \overline{CAS} -before- \overline{RAS} refreshing

Figure 3.3.4 (e) shows the \overline{CAS} -before- \overline{RAS} refresh timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol
DRAM (HM51S4800C-7)	RAS precharge time	t _{RP}
	CAS setup time	t _{csr}
	RAS pulse width	t _{RAS}
	CAS hold time	t _{chr}
	Normal mode CAS precharge time	t _{cpn}
	Random read/write cycle time	t _{RC}

i. RAS precharge time

- i-1 Transition from normal cycle to refresh cycle [T_{R_p} cycle rise] 1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- i-2 Transition from refresh cycle to normal cycle [T_p cycle rise] $1.5 t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- ii. \overline{CAS} setup time

 $t_{_{CSR\,(min)}} = 15 \text{ ns} \ge 10 \text{ ns} \text{ (}t_{_{CSR}}\text{)}$

- iii. $\overline{\text{RAS}}$ pulse width [T_{Rr} cycle fall] 2.5 t_{evc} + t_{CSD1 (min)} - t_{CSD2 (max)} = 105 ns \ge 70 ns (t_{RAS})
- iv. \overline{CAS} hold time $[T_{Rr}$ cycle fall]

2.5 $t_{cyc} + t_{CASD (min)} - t_{CSD2 (max)} = 105 \text{ ns} \ge 10 \text{ ns} (t_{CHR})$

- v. Normal mode \overline{CAS} precharge time
 - v-1 Transition from normal cycle to refresh cycle [T_{Rp} cycle rise] $t_{cyc} + t_{CASD (min)} - t_{CASD (max)} = 70 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$
 - v-2 Transition from refresh cycle to normal cycle [T_p cycle rise] 3 $t_{evc} + t_{CASD (min)} - t_{CASD (max)} = 130 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$
- vi. Random read/write cycle time [T_{Rr} cycle fall]
 - 4 $t_{cyc} + t_{CSD2 (min)} t_{CSD2 (max)} = 180 \text{ ns} \ge 130 \text{ ns} (t_{RC})$

b. Self-refresh mode

Figure 3.3.4 (f) shows the self-refresh timing chart.

A transition can be made to self-refresh mode by setting the RMODE bit to 1 in the DRAM control register (DRAMCR), then executing a SLEEP instruction to enter software standby mode.

In self-refresh mode, confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM	RAS pulse width	t _{RASS}
(HM51S4800C-7)	CAS hold time	t _{cHs}
	RAS precharge time	t _{RPS}

- i. \overline{RAS} pulse width calculation [T_{Rr} cycle fall]
 - 3.5 t_{cyc} + (software standby time) + $t_{CSD1 (max)} t_{CSD2 (min)}$
 - = 105 + (software standby time) ns \ge 100 ns (t_{RASS})
- ii. $\overline{\text{CAS}}$ hold time calculation [T_{Rc} cycle fall] $0.5 t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CSD1 (max)}} = 5 \text{ ns} \ge -50 \text{ ns} (t_{\text{CHS}})$
- iii. RAS precharge time calculation [T_{Rc} cycle fall] When the interrupt handling routine area is in DRAM: t_{cyc} + (interrupt exception handling time) + 1.5 t_{cyc} + $t_{CSD2 (max)}$ - $t_{CSD1 (min)}$
 - = 105 + (interrupt exception handling time) ns \ge 130 ns (t_{RPS})
- Note: Under the following conditions, the interrupt exception handling time is 21 $t_{cyc} = 1050$ ns, so that the above \overline{RAS} precharge time inequality is true.
 - Interrupt mode: Mode 0
 - Area 0 access states: 4
 - Stack area access states: 3

5. AC Characteristics

Table 3.3.4 (b) shows the AC characteristics of the H8S/2655, and table 3.3.4. (c) the AC characteristics of the HM51S4800C-7.

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}		20	ns
Address hold time	t _{AH}	$0.5 imes t_{_{cyc}} - 10$	_	ns
CS delay time 1	t _{csD1}	_	20	ns
CS delay time 2	t _{CSD2}	_	20	ns
RD delay time 1	t _{RSD1}	_	20	ns
CAS delay time	t _{CASD}		20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0	_	ns
WR delay time 1	t _{wRD1}		20	ns
Write data setup time	t _{wDS}	$0.5 imes t_{_{cyc}}-20$	_	ns
Write data hold time	t _{wDH}	$0.5 imes t_{\scriptscriptstyle cyc} - 10$	—	ns
WR setup time	t _{wcs}	$0.5 imes t_{_{cyc}} - 10$	_	ns

Table 3.3.4 (b) AC Characteristics of H8S/2655

Item	Symbol	Min	Мах	Unit
Random read/write cycle time	t _{RC}	130	_	ns
RAS precharge time	t _{RP}	50	—	ns
RAS pulse width	t _{RAS}	70	10000	ns
Row address setup time	t _{ASR}	0	—	ns
Row address hold time	t _{RAH}	10	—	ns
Column address setup time	t _{ASC}	0	—	ns
Column address hold time	t _{cah}	15	—	ns
RAS-CAS delay time	t _{RCD}	20	50	ns
RAS-column address delay time	t _{RAD}	15	35	ns
Access time from RAS	t _{RAC}	_	70	ns
Access time from CAS	t _{cac}	_	20	ns
Access time from address	t _{AA}	_	35	ns
Access time from OE	t _{oac}	_	20	ns
Output buffer turn-off time	t _{off1}	0	15	ns
Write command setup time	t _{wcs}	0	—	ns
Write command hold time	t _{wcH}	15	—	ns
Data input setup time	t _{DS}	0	—	ns
Data input hold time	t _{DH}	15	—	ns
CAS setup time	t _{csr}	10	—	ns
CAS hold time	t _{chr}	10	—	ns
Normal mode CAS precharge time	t _{cpn}	10	—	ns
Fast page mode cycle time	t _{PC}	45	—	ns
Fast page mode CAS precharge time	t _{cp}	10	—	ns
Access time from CAS precharge	t _{ACP}	_	40	ns
RAS hold time from CAS precharge	t _{RHCP}	40	—	ns
Self-refresh RAS pulse width	t _{RASS}	100	—	ns
Self-refresh RAS precharge time	t _{RPS}	130	—	ns
Self-refresh CAS hold time	t _{chs}	-50	_	ns

Table 3.3.4 (c) AC Characteristics of HM51S4800C-7



Figure 3.3.4 (c) DRAM Read Timing Chart



Figure 3.3.4 (d) DRAM Write Timing Chart



Figure 3.3.4 (e) CAS-Before-RAS Refresh Timing Chart



Figure 3.3.4 (f) Self-Refresh Timing Chart

Circuit Diagram





Rev. 1.0, 09/98, page 115 of 163

3.11 DRAM (HM51S4800C-7) Interface Using 8-Bit Bus Mode

DRAM (HM51S4800C-7) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (8-Bit Bus Mode)

Specifications

1. Figure 3.3.5 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration DRAM (HM51S4800C-7). The H8S/2655 is set to mode 4 8-bit bus mode, and the DRAM is allocated to area 3.



Figure 3.3.5 (a) Example of Connection between H8S/2655 and DRAM

2. Figure 3.3.5 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the DRAM area is H'60 0000–H'67 FFFF.



Figure 3.3.5 (b) Memory Map

3. Table 3.3.5 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	1	*	*	*	Area 3: 8-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	*	*	_
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		0	1	*	*	*	*	*	*	1 program wait state inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	0	1	1	DRAM space: Areas 2 and 3
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		0	1	0	*	0	1	0	0	1 precharge state
										Fast page mode
										RAS up mode
										2-WE control
										9-bit shift
										CAS-before-RAS refreshing, no wait
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		1	0	0	*	0	0	0	1	Refresh control performed
										CAS-before-RAS refreshing wait state insertion disabled
										CAS-before-RAS refreshing
										Compare-match interrupts disabled
										Refresh counter clock: ¢/2
Refresh time constant register	RTCOR	0	1	0	0	1	1	1	1	H'4F ^{*1}

 Table 3.3.5 (a)
 Bus Controller Settings

*: Don't care

*1: The HM51S4800C-7 uses 1024-cycle/16 ms refreshing. To allow for cases where refreshing cannot be performed at the specified time, calculations are based on twice this figure: 2048 cycles/16 ms. With a refresh counter clock of φ/2 (100 ns), the RTCOR value is (16 ms/2048 cycles) / 100 ns ≅ 79 (= H'4F).

Operation

The calculations used to check whether the AC characteristics are satisfied in DRAM access are shown below. The t_{cvc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 5. AC Characteristics below.

1. Read Access

Figure 3.3.5 (c) shows the DRAM read timing chart. Confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM	Row address setup time	t _{ASR}
(HM51S4800C-7)	Row address hold time	t _{RAH}
	Column address setup time	t _{ASC}
	Column address hold time	t _{cah}
	RAS-CAS delay time	t _{RCD}
	RAS-column address delay time	t _{RAD}
	RAS precharge time	t _{RP}
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}

a. DRAM

- i. Row address setup time calculation [T_{r-1} cycle rise] $0.5 t_{cyc} + t_{CSD2 (min)} - t_{AD (max)} = 5ns \ge 0 ns (t_{ASR})$
- ii. Row address hold time calculation $t_{AH (min)} = 0.5 t_{cvc} - 10 = 15 \text{ ns} \ge 10 \text{ ns} (t_{RAH})$
- iii. Column address setup time calculation [T_{cl-1} cycle rise]

 $t_{_{Cyc}} + t_{_{CASD\,(min)}} - t_{_{AD\,(max)}} = 30 \text{ ns} \ge 0 \text{ ns} \text{ } (t_{_{ASC}})$

iv. Column address hold time calculation [T_{w-1} cycle rise]

2 $t_{_{\text{cyc}}} + t_{_{AD \,(\text{min})}} - t_{_{CASD \,(\text{max})}} = 80 \text{ ns} \ge 15 \text{ ns} \, (t_{_{CAH}})$

- v. $\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time calculation [T_{r-1} cycle fall] 1.5 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CSD2 (max)}} = 55 \text{ ns} \ge 20 \text{ ns} (t_{\text{RCD}})$
- vi. RAS-column address delay time calculation $t_{AH (min)} = 0.5 t_{cyc} - 10 = 15 \text{ ns} \ge 15 \text{ ns} (t_{RAD})$
- vii. RAS precharge time calculation [T_{p-3} cycle rise] $1.5 t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$
- b. H8S/2655
 - i. Read data setup time calculation [T_{w-1} cycle rise] 2 $t_{cyc} - t_{CASD (max)} + t_{CAC (max)} = 60 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

Note: Access times are specified as follows according to t_{RCD} and t_{RAD} .

Conditions	Applicable Time
$\begin{array}{l} t_{_{\rm RCD}} \text{ (calculated value)} \geq t_{_{\rm RCD}} \text{ (max) and} \\ t_{_{\rm RAD}} \text{ (calculated value)} \leq t_{_{\rm RAD}} \text{ (max)} \end{array}$	Access time from \overline{CAS} (t _{cAC})
$ \begin{split} t_{_{\rm RCD}} & (\text{calculated value}) \leq t_{_{\rm RCD}} & (\text{max}) \text{ and} \\ t_{_{\rm RAD}} & (\text{calculated value}) \geq t_{_{\rm RAD}} & (\text{max}) \end{split} $	Access time from address (t_{AA})
$\label{eq:transform} \begin{array}{l} t_{_{RCD}} \text{ (calculated value)} \leq t_{_{RCD}} \text{ (max) and} \\ t_{_{RAD}} \text{ (calculated value)} \leq t_{_{RAD}} \text{ (max)} \end{array}$	Access time from \overline{RAS} (t _{RAC})

ii. Read data hold time calculation $[T_{cl-2} cycle rise]$

 $t_{_{CASD\,(min)}} + t_{_{OFF1\,(min)}} = 0 \text{ ns} \ge 0 \text{ ns} \ (t_{_{RDH}})$

2. Write Access

Figure 3.3.5 (d) shows the DRAM write timing chart. Confirm that the following AC characteristics are satisfied.

ltem		Symbol
DRAM (HM51S4800C-7)	Write command setup time	t _{wcs}
	Write command hold time	t _{wch}
	Write input setup time	t _{DS}
	Write input hold time	t _{DH}

a. Write command setup time calculation

 $t_{wCS (min)} = 0.5 t_{evc} - 10 = 15 \text{ ns} \ge 0 \text{ ns} (t_{wCS})$

b. Write command hold time calculation $[T_{w-1} cycle rise]$

1.5
$$t_{cvc} - t_{CASD (max)} = 55 \text{ ns} \ge 15 \text{ ns} (t_{WCH})$$

Rev. 1.0, 09/98, page 120 of 163

c. Write input setup time calculation

 $t_{_{WDS (min)}} = 0.5 t_{_{cyc}} - 20 = 5 ns \ge 0 ns (t_{_{DS}})$

d. Write input hold time calculation $[T_{w-1} cycle rise]$

 $1.5 \ t_{_{\text{CVC}}} + t_{_{\text{WRD1}\,(\text{min})}} + t_{_{\text{WDH}\,(\text{min})}} - t_{_{\text{CASD}\,(\text{max})}} = 55 \ \text{ns} \geq 15 \ \text{ns} \ (t_{_{\text{DH}}})$

- 3. Burst Mode
 - a. Fast page mode

In fast page mode, confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
DRAM (HM51S4800C-7)	Fast page mode \overline{CAS} precharge time	t _{cP}
	Fast page mode cycle time	t _{PC}
	RAS hold time from CAS precharge	t _{RHCP}

i. H8S/2655

i-1 Read data setup time calculation [T_{c1-2} cycle rise]

3 $t_{_{CYC}} - t_{_{CASD (max)}} - t_{_{ACP (max)}} = 90 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

i-2 Read data hold time calculation $[T_{p-3} cycle rise]$

 $t_{CSD1 (min)} + t_{OFF1 (min)} = 0 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$

ii. DRAM

ii-1 Fast page mode \overline{CAS} precharge time calculation [T_{cl-2} cycle rise]

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 30 \text{ ns} \ge 10 \text{ ns} (t_{\text{CP}})$

ii-2 Fast page mode cycle time calculation $[T_{w-1} cycle rise]$

3 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 130 \text{ ns} \ge 45 \text{ ns} (t_{\text{PC}})$

ii-3 $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge calculation [T_{c1-2} cycle rise] 3 t_{cyc} + t_{CSD1 (min)} - t_{CASD (max)} = 130 ns \ge 40 ns (t_{RHCP})

b. \overline{RAS} down mode

 \overline{RAS} down mode can be selected by setting the RCDM bit to 1 in the memory control register (MCR).

- 4. Refresh Cycle
 - a. \overline{CAS} -before- \overline{RAS} refreshing

Figures 3.3.5 (e) and 3.3.5 (f) show the CAS-before-RAS refresh timing charts. Confirm that the following AC characteristics are satisfied. (The LCASS bit in bus control register L is written as BCRL.LCASS, and the CW2 bit in the memory control register as MCR.CW2.)

ltem		Symbol
DRAM (HM51S4800C-7)	RAS precharge time	t _{RP}
	CAS setup time	t _{csr}
	RAS pulse width	t _{RAS}
	CAS hold time	t _{chr}
	Normal mode CAS precharge time	t _{cpn}
	Random read/write cycle time	t _{RC}

i. RAS precharge time

i-1 Transition from normal cycle to refresh cycle $[T_{Rp} cycle rise]$

1.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 55 \text{ ns} \ge 50 \text{ ns} (t_{RP})$

- i-2 Transition from refresh cycle to normal cycle
 - i-2.1 When BCRL.LCASS = 0 and MCR.CW2 = 0 or MCR.CW2 = 1 [T_p cycle rise]

$$1.5 t_{\text{cyc}} + t_{\text{CSD2 (min)}} - t_{\text{CSD1 (max)}} = 55 \text{ ns} \ge 50 \text{ ns} (t_{\text{RP}})$$

i-2.2 When BCRL.LCASS = 1 and MCR.CW2 = 0 [T_{RI} cycle rise] 2.5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD1 (max)} = 105 \text{ ns} \ge 50 \text{ ns} (t_{RP})$

ii. \overline{CAS} setup time

 $t_{_{CSR\,(min)}} = 15 \text{ ns} \ge 10 \text{ ns} \text{ (t}_{_{CSR}}\text{)}$

- iii. RAS pulse width [T_{Rr} cycle fall] 2.5 $t_{cyc} + t_{CSD1 (min)} - t_{CSD2 (max)} = 105 \text{ ns} \ge 70 \text{ ns} (t_{RAS})$
- iv. \overline{CAS} hold time [T_{Rr} cycle fall] 2.5 t_{cyc} + t_{CASD (min)} - t_{CSD2 (max)} = 105 ns ≥ 10 ns (t_{CHR})

Rev. 1.0, 09/98, page 122 of 163

v. Normal mode \overline{CAS} precharge time

v-1 Transition from normal cycle to refresh cycle $[T_{Rp} cycle rise]$

 $t_{\text{cyc}} + t_{\text{CASD (min)}} - t_{\text{CASD (max)}} = 70 \text{ ns} \ge 10 \text{ ns} (t_{\text{CPN}})$

- v-2 Transition from refresh cycle to normal cycle $[T_p cycle rise]$
 - v-2.1 When BCRL.LCASS = 0 and MCR.CW2 = 0 or MCR.CW2 = 1 $[T_p \text{ cycle rise}]$
 - 3 $t_{_{\mathrm{CYC}}} + t_{_{\mathrm{CASD}\,(min)}} t_{_{\mathrm{CASD}\,(max)}} = 130 \text{ ns} \ge 10 \text{ ns} \ (t_{_{\mathrm{CPN}}})$
 - v-2.2 When BCRL.LCASS = 1 and MCR.CW2 = 0 [T_{RI} cycle rise] 4 $t_{evc} + t_{CASD (min)} - t_{CASD (max)} = 180 \text{ ns} \ge 10 \text{ ns} (t_{CPN})$
- vi. Random read/write cycle time [T_{Rr} cycle fall]

vi-1 When BCRL.LCASS = 0 and MCR.CW2 = 0 or MCR.CW2 = 1

 $4 t_{cvc} + t_{CSD2 (min)} - t_{CSD2 (max)} = 180 \text{ ns} \ge 130 \text{ ns} (t_{RC})$

vi-2 When BCRL.LCASS = 1 and MCR.CW2 = 0

5 $t_{cyc} + t_{CSD2 (min)} - t_{CSD2 (max)} = 230 \text{ ns} \ge 130 \text{ ns} (t_{RC})$

b. Self-refresh mode

Figure 3.3.5 (g) shows the self-refresh timing chart.

A transition can be made to self-refresh mode by setting the RMODE bit to 1 in the DRAM control register (DRAMCR), then executing a SLEEP instruction to enter software standby mode.

In self-refresh mode, confirm that the following AC characteristics are satisfied.

Item		Symbol
DRAM	RAS pulse width	t _{RASS}
(HM51S4800C-7)	CAS hold time	t _{chs}
	RAS precharge time	t _{RPS}

i. \overline{RAS} pulse width calculation [T_{Rr} cycle fall]

3.5 t_{cyc} + (software standby time) + $t_{CSD1 (max)} - t_{CSD2 (min)}$

- = 105 + (software standby time) ns \ge 100 ns (t_{RASS})
- ii. \overline{CAS} hold time calculation [T_{Rc} cycle fall] $0.5 t_{cyc} + t_{CASD (min)} - t_{CSD1 (max)} = 5 \text{ ns} \ge -50 \text{ ns} (t_{CHS})$

iii. RAS precharge time calculation [T_{Rc} cycle fall] When the interrupt handling routine area is in DRAM: t_{cyc} + (interrupt exception handling time) + 1.5 t_{cyc} + $t_{CSD2 (max)}$ - $t_{CSD1 (min)}$

= 105 + (interrupt exception handling time) ns \ge 130 ns (t_{RPS})

Rev. 1.0, 09/98, page 123 of 163

Note: Under the following conditions, the interrupt exception handling time is 21 $t_{eyc} = 1050$ ns, so that the above \overline{RAS} precharge time inequality is true.

- Interrupt mode: Mode 0
- Area 0 access states: 4
- Stack area access states: 3

5. AC Characteristics

Table 3.3.5 (b) shows the AC characteristics of the H8S/2655, and table 3.3.5. (c) the AC characteristics of the HM51S4800C-7.

Table 3.3.5 (b) AC Characteristics of H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
Address hold time	t _{AH}	$0.5 imes t_{_{cyc}}-10$	_	ns
CS delay time 1	t _{CSD1}	—	20	ns
CS delay time 2	t _{CSD2}	—	20	ns
RD delay time 1	t _{RSD1}	_	20	ns
CAS delay time	t _{CASD}	—	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0	_	ns
WR delay time 1	t _{wRD1}	—	20	ns
Write data setup time	t _{wDS}	$0.5 imes t_{_{ m cyc}}-20$	_	ns
Write data hold time	t _{wDH}	$0.5 imes t_{_{ m cyc}}-10$	—	ns
WR setup time	t _{wcs}	$0.5 imes t_{_{cyc}}-10$	_	ns

Item	Symbol	Min	Max	Unit
Random read/write cycle time	t _{RC}	130		ns
RAS precharge time	t _{RP}	50	—	ns
RAS pulse width	t _{RAS}	70	10000	ns
Row address setup time	t _{ASR}	0		ns
Row address hold time	t _{RAH}	10	—	ns
Column address setup time	t _{ASC}	0	—	ns
Column address hold time	t _{cah}	15		ns
RAS-CAS delay time	t _{RCD}	20	50	ns
RAS-column address delay time	t _{RAD}	15	35	ns
Access time from RAS	t _{RAC}	_	70	ns
Access time from CAS	t _{cac}	_	20	ns
Access time from address	t _{AA}		35	ns
Access time from OE	t _{oac}	_	20	ns
Output buffer turn-off time	t _{off1}	0	15	ns
Write command setup time	t _{wcs}	0	—	ns
Write command hold time	t _{wcH}	15	—	ns
Data input setup time	t _{DS}	0	—	ns
Data input hold time	t _{DH}	15	—	ns
CAS setup time	t _{csr}	10	—	ns
CAS hold time	t _{chr}	10	—	ns
Normal mode CAS precharge time	t _{cpn}	10	—	ns
Fast page mode cycle time	t _{PC}	45	—	ns
Fast page mode CAS precharge time	t _{cp}	10	—	ns
Access time from CAS precharge	t _{ACP}		40	ns
RAS hold time from CAS precharge	t _{RHCP}	40	—	ns
Self-refresh RAS pulse width	t _{RASS}	100	—	ns
Self-refresh RAS precharge time	t _{RPS}	130	—	ns
Self-refresh CAS hold time	t _{chs}	-50		ns

Table 3.3.5 (c) AC Characteristics of HM51S4800C-7



Figure 3.3.5 (c) DRAM Read Timing Chart

Rev. 1.0, 09/98, page 126 of 163



Figure 3.3.5 (d) DRAM Write Timing Chart



Figure 3.3.5 (e) \overline{CAS} -Before- \overline{RAS} Refresh Timing Chart (BCRL.LCASS = 0 and MCR.CW2 = 0 or MCR.CW2 = 1)



(BCRL.LCASS = 1 and MCR.CW2 = 0)

Rev. 1.0, 09/98, page 128 of 163



Figure 3.3.5 (g) Self-Refresh Timing Chart

Rev. 1.0, 09/98, page 129 of 163

Circuit Diagram



Figure 3.3.5 (h) HM51S4800CJ-7 Interface

3.12 EDO DRAM (HM51W16165J-6) Interface Using 2-CAS Control

EDO DRAM (HM51W16165J-6) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4

Specifications

1. Figure 3.3.5 (a) shows a block diagram of the connection between an H8S/2655 and an HM51W16165J-6 using mode 4 (16-Mbyte access, 16-bit data bus, on-chip ROM disabled).



Figure 3.3.5 (a) Block Diagram of Connection between H8S/2655 and HM51W16165J-6

 Figure 3.3.5 (b) shows the DRAM area designation. Area 2 (H'40 0000–H'5F FFFF) in the H8S/2655's external address space (16-Mbyte memory space) is designated as DRAM (HM51W16165J-6).



Figure 3.3.5 (b) Designated DRAM Area (Memory Map)

Operation

Figures 3.3.5 (c) and 3.3.5 (d) show the EDO page mode read cycle and EDO page mode write cycle.

When an HM51W16165J-6 is connected to the H8S/2655, check whether the following timing conditions can be satisfied.

- 1. EDO Page Mode Read Cycle
 - a. Read data setup time from RAS

 $\begin{array}{l} t_{\rm RAC} &= 2\varphi + t_{\rm CL\,(max)} - t_{\rm CSD2\,(max)} - t_{\rm RDS\,(min)} \\ &= 100 \; ns + 20 \; ns - 20 \; ns - 15 \; ns \\ &= 85 \; ns \geq 60 \; ns \; (memory, \; max) \end{array}$

b. Read data access time from CAS

 $t_{CAC} = t_{ACC1 \text{ (max)}}$ = 25 ns \ge 15 ns (memory, max)

c. Read data access time from address

 $t_{AA} = t_{ACC3 \text{ (max)}}$ = 75 ns \ge 30 ns (memory, max)

d. Read data access time from RAS

 $t_{DS} = t_{ACC4 \text{ (max)}}$ = 100 ns \ge 60 ns (memory, max)

- 2. EDO Page Mode Early Write Cycle
 - a. Write data setup time from CAS
 - $t_{\text{DS}} = t_{\text{WDS (min)}}$ = 5 ns \ge 0 ns (memory, min)
 - b. Write data hold time from CAS
 - $$\begin{split} t_{\text{DH}} &= t_{\text{CH}\,(\text{min})} + t_{\text{CF}\,(\text{min})} + t_{\text{WRD1}\,(\text{min})} + t_{\text{WDH}\,(\text{min})} t_{\text{CASD}\,(\text{max})} \\ &= 20 \text{ ns} + 0 \text{ ns} + 0 \text{ ns} + 15 \text{ ns} 20 \text{ ns} \\ &= 15 \text{ ns} \geq 10 \text{ ns} \text{ (memory, min)} \end{split}$$
 - c. Write command setup time from CAS

 $t_{wcs} = t_{wcs (min)}$ = 5 ns \ge 0 ns (memory, min)

d. Write command hold time from CAS

$$t_{\text{WCH}} = t_{\text{WCH (min)}}$$

= 15 ns \ge 10 ns (min)

- 3. Common to Read and Write Accesses
 - a. RAS setup time

 $t_{ASR} = t_{AS \text{(min)}}$ = 10 ns \ge 0 ns (memory, min)

b. RAS hold time

 $t_{\text{RAH}} = t_{\text{AH}(\text{min})}$ = 15 ns \ge 10 ns (memory, min)

c. EDO page mode RAS pulse width

$$\begin{split} t_{\text{RASP}} &= 2\varphi + t_{\text{CSD1 (min)}} + t_{\text{CL (min)}} - t_{\text{CSD2 (max)}} \\ &= 100 \text{ ns} + 0 \text{ ns} + 20 \text{ ns} - 20 \text{ ns} \\ &= 100 \text{ ns} \ge 0 \text{ ns} \text{ (memory, min)} \end{split}$$

d. CAS pulse width

$$t_{CAS} = \phi + t_{CASD (min)} - t_{CASD (max)} + t_{CR (min)}$$

= 50 ns + 0 ns - 20 ns + 0 ns
= 30 ns \ge 10 ns (memory, min)

e. CAS hold time

$$t_{\text{CSH}} = 1.5\phi + t_{\text{CASD (min)}} - t_{\text{CSD2 (max)}}$$

= 75 ns + 0 ns - 20 ns
= 55 ns \ge 40 ns (memory, min)

f. RAS hold time

$$\begin{split} t_{\text{RSH}} &= \phi + t_{\text{CSD1 (min)}} - t_{\text{CASD (max)}} \\ &= 50 \text{ ns} + 0 \text{ ns} - 20 \text{ ns} \\ &= 30 \text{ ns} \geq 13 \text{ ns (memory, min)} \end{split}$$

g. RAS precharge time

$$t_{\text{RP}} = t_{\text{PCH (min)}}$$

= 55 ns \ge 40 ns (memory, min)

As it has been confirmed that the above EDO page mode/early write cycle timing conditions are satisfied, interfacing is performed with no wait.



Figure 3.3.5 (c) EDO Page Mode Read Cycle



Figure 3.3.5 (d) EDO Page Mode Early Write Cycle

Figure 3.3.5 (e) shows the CAS-before-RAS refresh cycle.

When an HM51W16165J-6 is connected to the H8S/2655, check whether the following timing conditions can be satisfied.

- 4. CAS-Before-RAS Refresh
 - a. CAS setup time

 $\begin{aligned} t_{\text{CSR}} &= t_{\text{CSR (min)}} \\ &= 15 \text{ ns} \geq 5 \text{ ns (memory, min)} \end{aligned}$

b. CAS hold time

$$\begin{split} t_{\text{CHR}} &= 2\varphi + t_{\text{CASD (min)}} + t_{\text{CL (min)}} + t_{\text{CR (min)}} - t_{\text{CSD2 (max)}} - t_{\text{CR (min)}} \\ &= 100 \text{ ns} + 0 \text{ ns} + 20 \text{ ns} + 0 \text{ ns} - 20 \text{ ns} \\ &= 100 \text{ ns} \ge 10 \text{ ns} \text{ (memory, min)} \end{split}$$



Figure 3.3.5 (e) CAS-Before-RAS Refresh Cycle

Rev. 1.0, 09/98, page 137 of 163



Figure 3.3.5 (f) HM51W16165J-6 Interface

Circuit Diagram

Rev. 1.0, 09/98, page 138 of 163

3.13 Pseudo-SRAM (HM658512A-10) Interface Using 16-Bit Bus Mode

Pseudo-SRAM (HM658512A-10) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

 Figure 3.4.1 (a) shows an example of the connection between an H8S/2655 and ×8-bit configuration pseudo-SRAMs (HM658512A-10s). The H8S/2655 is set to mode 4 16-bit bus mode, and the pseudo-SRAMs are allocated to area 2.



Figure 3.4.1 (a) Example of Connection between H8S/2655 and Pseudo-SRAMs

Rev. 1.0, 09/98, page 139 of 163

2. Figure 3.4.1 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the pseudo-SRAM area is H'40 0000–H'4F FFFF.



Figure 3.4.1 (b) Memory Map

3. Table 3.4.1 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	0	*	*	Area 2: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	1	*	*	Area 2: 3-state access space
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	0	1	*	*	*	*	Area 2: 1 program wait state inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	*	*	*	1	0	1	Area 2 only: Pseudo-SRAM space; areas 3–5: ordinary space
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		1	0	*	*	*	*	*	*	2 precharge states
										Burst access disabled (always full access)
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		1	0	0	*	0	0	0	1	Refresh control performed
										RCW bit fixed at 0
										Refresh mode: Auto-refresh
										Compare-match interrupts disabled
										Refresh counter clock: $\phi/2$
Refresh time constant register	RTCOR	0	1	0	0	1	1	1	1	H'4F ^{*1}

 Table 3.4.1 (a)
 Bus Controller Settings

*: Don't care

*1: Refresh time constant register (RTCOR) setting

Pseudo-SRAM (HM658512A-10) auto-refresh spec: 2048 cycles/32 ms

 $\phi/2$ (100 ns) is used as the CPU refresh counter clock. Although the pseudo-SRAM auto-refresh spec is 2048 cycles/32 ms, 4096/32 ms is used to provide a margin.

:. RTCOR = (32 ms/4906 cycles) / 100 ns \cong D'79 (= H'4F)

Operation

The calculations used to check whether the AC characteristics are satisfied in pseudo-SRAM access are shown below. The t_{cyc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 5. AC Characteristics below.

1. Read Access

Figure 3.4.1 (c) shows the pseudo-SRAM read timing chart. Confirm that the following items are satisfied.

ltem		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}
PSRAM (HM658512A-10)	Chip enable precharge time	t _P
	Address setup time	t _{AS}
	Address hold time	t _{AH}
	Output enable hold time	t _{онс}

a. H8S/2655 t_{RDS}

- i. When CS is critical
 - Setup time calculation [T₁₋₁ cycle fall]

3.5 $t_{_{Cyc}} - t_{_{CSD (max)}} - t_{_{CEA (max)}} = 55 \text{ ns} \ge 15 \text{ ns} (t_{_{RDS}})$

- ii. When OE is critical
 - Setup time calculation [T₁₋₂ cycle rise] $3 t_{cyc} - t_{CASD (max)} - t_{OEA (max)} = 100 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$
- b. H8S/2655 t_{RDH}
 - Hold time calculation [T_{PI-2} cycle rise]

 $t_{CASD (min)} + t_{OHZ (min)} = 0 \text{ ns} \ge 0 \text{ ns} (t_{RDH})$
- c. Pseudo-SRAM t_{p} , t_{AS} , t_{AH} , and t_{OHC}
 - Chip enable precharge time calculation $[T_{p_{l-1}} cycle rise]$

2.5 $t_{_{Cyc}} - t_{_{CSD1 (max)}} + t_{_{CSD2 (min)}} = 105 \text{ ns} \ge 50 \text{ ns} (t_{_{P}})$

• Address setup time calculation [T_{Pl-1} cycle rise]

2.5 $t_{cyc} - t_{AD (max)} + t_{CSD2 (min)} = 105 \text{ ns} \ge 0 \text{ ns} (t_{AS})$

• Address hold time calculation $[T_{PI-1} cycle fall]$

3.5 $t_{cyc} - t_{CSD2 (max)} + t_{AD (min)} = 155 \text{ ns} \ge 30 \text{ ns} (t_{AH})$

- Output enable hold time calculation [T_{Pl-1} cycle fall] $0.5 t_{cyc} - t_{CSD2 (max)} + t_{CASD (min)} = 5 \text{ ns} \ge 0 \text{ ns} (t_{OHC})$
- 2. Write Access

Figure 3.4.1 (d) shows the pseudo-SRAM write timing chart. Confirm that the following items are satisfied.

Item		Symbol
PSRAM (HM658512A-10)	Input data setting timer	t _{DW}
	Input data hold time	t _{DH}
	Write command pulse width	t _{wP}
	Chip enable time	t _{cw}

• Input data setting time calculation $[T_{2-1}$ cycle fall]

 $2 t_{cyc} - t_{WDD (max)} + t_{WRD1 (min)} = 70 \text{ ns} \ge 25 \text{ ns} (t_{DW})$

• Input data hold time calculation

 $t_{_{WDH\,(min)}} = 15 \text{ ns} \ge 0 \text{ ns} \ (t_{_{DH}})$

• Write command pulse width calculation [T₂₋₁ cycle fall]

 $3 t_{\text{cyc}} - t_{\text{WRD1 (max)}} + t_{\text{WRD1 (min)}} = 80 \text{ ns} \ge 30 \text{ ns} (t_{\text{WP}})$

• Chip enable time calculation [T₁₋₁ cycle fall] $3 t_{cyc} - t_{CSD2 (max)} + t_{WRD1 (min)} = 130 \text{ ns} \ge 100 \text{ ns} (t_{CW})$

Rev. 1.0, 09/98, page 143 of 163

3. Auto-Refresh Cycle

Figure 3.4.1 (e) shows the auto-refresh timing chart. Confirm that the following items are satisfied.

Item		Symbol
PSRAM (HM658512A-10)	Refresh precharge time	t _{FP}
	Refresh command pulse width	t _{FAP}
	Refresh command delay time	t _{RFD}
	Auto-refresh cycle time	t _{FC}

• Refresh precharge time calculation $[T_{RPI-1} cycle rise]$

 $2 t_{\text{cyc}} - t_{\text{CASD}(\text{max})} + t_{\text{CASD}(\text{min})} = 80 \text{ ns} \ge 40 \text{ ns} (t_{\text{FP}})$

- Refresh command pulse width calculation $[T_{R1-1} \text{ cycle rise}]$ 3 $t_{cyc} - t_{CASD (max)} + t_{CASD (min)} = 130 \text{ ns} \ge 80 \text{ ns} (t_{FAP})$
- Refresh command delay time calculation $[T_{RPI-1} \text{ cycle rise}]$ 2 $t_{cvc} - t_{CSD2 (max)} + t_{CASD (min)} = 80 \text{ ns} \ge 30 \text{ ns} (t_{RFD})$
- Auto-refresh cycle time calculation $[T_{RPI-1} cycle rise]$

5 $t_{cvc} - t_{CSD2 (max)} + t_{CASD (min)} = 230 \text{ ns} \ge 160 \text{ ns} (t_{FC})$

4. Self-Refresh Cycle

Figure 3.4.1 (f) shows the self-refresh timing chart. Confirm that pseudo-SRAM t_{FAS} (refresh command pulse width) is satisfied.

• Refresh command pulse width calculation $[T_{RI} cycle rise]$

 $3 t_{cyc}$ + (software standby time) (min) + $t_{CASD (min)}$

= 100 ns + (software standby time) (min)

 $\geq 8 \ \mu s \ (t_{FAS})$

Notes: • t_{FAS} (refresh command pulse width)

Set the software standby time so that the specified value of 8 µs (min) is satisfied.

• t_{RFS} (refresh reset time)

Make a setting by software so that the specified value of 600 ns (min) is satisfied. During this time, an access should be made to a different area so that the $\overline{\text{CS2}}$ ($\overline{\text{CE}}$) signal is not asserted.

5. AC Characteristics

a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
CS delay time 1	t _{csd1}	—	20	ns
CS delay time 2	t _{csd2}	—	20	ns
CS pulse width	t _{csw}	$2.5 imes t_{_{cyc}}-20$		ns
CAS delay time	t _{casd}	—	20	ns
Read data setup time	t _{RDS}	15	—	ns
Read data hold time	t _{RDH}	0		ns
Read data access time 3	t _{ACC3}	—	$2.0 imes t_{_{cyc}} - 25$	ns
Read data access time 4	t _{ACC4}	_	$2.5 imes t_{_{cyc}} - 25$	ns
WR delay time 1	t _{wRD1}	—	20	ns
Write data delay time	t _{wdd}	_	30	ns
Write data hold time	t _{wDH}	$0.5 imes t_{\scriptscriptstyle cyc}-10$		ns

b. HM658512A-10

Item	Symbol	Min	Max	Unit
Chip enable access time	t _{cea}	_	100	ns
Output enable access time	t _{oea}	—	40	ns
Output disable-output delay (when Hi-Z)	t _{онz}	—	25	ns
Chip enable pulse width	t _{ce}	100 n	10 µ	S
Chip enable precharge time	t _P	50		ns
Address setup time	t _{AS}	0	—	ns
Address hold time	t _{AH}	25	—	ns
Write command pulse width	t _{wP}	30		ns
Chip enable time	t _{cw}	100		ns
Output enable hold time	t _{онс}	0	—	ns
Input data setting time	t _{DW}	25		ns
Input data hold time	t _{DH}	0		ns
Refresh command delay time	t _{RFD}	50	_	ns
Refresh precharge time	t _{FP}	40		ns
Refresh command pulse width (auto-refresh)	t _{FAP}	80 n	18 µ	S
Auto-refresh cycle time	t _{FC}	160	_	ns
Auto-refresh cycle time (self-refresh)	t _{FAS}	8	—	μs
Refresh reset time (self-refresh)	t _{rfs}	600	_	ns



Figure 3.4.1 (c) Pseudo-SRAM Read Timing Chart



Figure 3.4.1 (d) Pseudo-SRAM Write Timing Chart







Figure 3.4.1 (f) Self-Refresh Timing Chart





Rev. 1.0, 09/98, page 150 of 163

Circuit Diagram

3.14 Burst ROM (HN27C4000G-15) Interface Using 16-Bit Bus Mode

EPROM (HN27C4000G-15) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4 (16-Bit Bus Mode)

Specifications

Figure 3.5.1 (a) shows an example of the connection between an H8S/2655 and ×16-bit configuration burst ROM (HN27C4000G-15). The H8S/2655 is set to mode 4 16-bit bus mode, and the burst ROM is allocated to area 0.



Figure 3.5.1 (a) Example of Connection between H8S/2655 and Burst ROM

Rev. 1.0, 09/98, page 151 of 163

2. Figure 3.5.1 (b) shows the memory map. When the 16-Mbyte address space is divided into areas in 2-Mbyte units, the burst ROM area is H'00 0000–H'07 FFFF.



Figure 3.5.1 (b) Memory Map

3. Table 3.5.1 (a) shows the bus controller settings.

Name	Abbrev.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Setting
Bus width	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
control register		*	*	*	*	*	*	*	0	Area 0: 16-bit access space
Access state	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
control register		*	*	*	*	*	*	0	0	Full access states: 3
Wait control	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
register H		*	*	*	*	*	*	*	*	_
Wait control	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
register L		*	*	*	*	*	*	0	1	Area 0: 1 program wait inserted
Bus control	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMTS0	
register H		*	*	1	1	0	*	*	*	Burst ROM selection: Enabled
										Burst cycles: 2 states
										Burst words: Max. 4
Bus control	BCRL	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE	WAITE	
register L		*	*	*	*	*	1	*	*	Area partition unit: 2 Mbytes (16 Mbytes)
Memory	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	
control register		*	*	*	*	*	*	*	*	_
DRAM control	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	
register		*	*	*	*	*	*	*	*	_
Refresh time constant register	RTCOR	*	*	*	*	*	*	*	*	_

 Table 3.5.1 (a)
 Bus Controller Settings

*: Don't care

Operation

The calculations used to check whether the AC characteristics are satisfied in burst ROM access are shown below. The t_{cvc} value, unspecified min value, and unspecified max value are as follows.

- t_{cvc} : 50 ns (20 MHz oscillator (= ϕ))
- Unspecified min value: 0 ns
- Unspecified max value: min value

In the times obtained based on ϕ , the reference timing is shown in [].

For the timing values, see 3. AC Characteristics below.

1. Read Access

Figure 3.5.1 (c) shows the burst ROM read timing chart.

Confirm that the following AC characteristics are satisfied.

Item		Symbol
H8S/2655	Read data setup time	t _{RDS}
	Read data hold time	t _{RDH}

- a. H8S/2655 t_{RDS}
 - i. When address is critical
 - Setup time calculation [T₁₋₁ cycle rise]

4 $t_{\text{cyc}} - t_{\text{AD (max)}} - t_{\text{ACC (max)}} = 30 \text{ ns} \ge 15 \text{ ns} (t_{\text{RDS}})$

- ii. When CS is critical
 - Setup time calculation [T₁₋₁ cycle rise]
 - $3 t_{cvc} t_{CSD1 (max)} t_{CE (max)} = 30 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$
- iii. When RD is critical
 - Setup time calculation [T₁₋₁ cycle rise]

3.5 $t_{cyc} - t_{RSD1 (max)} - t_{OE (max)} = 85 \text{ ns} \ge 15 \text{ ns} (t_{RDS})$

- b. H8S/2655 t_{RDH}
 - i. Hold time calculation [T₃₋₁ cycle fall]

 $\{t_{_{AH\,(max)}} - (0.5 t_{_{cyc}} - t_{_{ASD\,(max)}})\} + t_{_{OH\,(min)}} = 15 \text{ ns} \ge 0 \text{ ns} \ (t_{_{RDH}})$

Rev. 1.0, 09/98, page 154 of 163

2. Burst Access Mode

Confirm that the following AC characteristics are satisfied. See figure 3.5.1 (c).

Item		Symbol	
H8S/2655	Read data setup time	t _{rds}	
	Read data hold time	t _{RDH}	

a. H8S/2655 t_{RDS}

• Setup time calculation [T₁₋₂ cycle rise]

2 $t_{_{\text{cyc}}} - t_{_{\text{AD}(\text{max})}} - t_{_{\text{ACC}(\text{max})}} = 20 \text{ ns} \ge 15 \text{ ns} (t_{_{\text{RDS}}})$

- b. H8S/2655 t_{RDH}
 - Hold time calculation [T₂₋₂ cycle fall]

 $\{t_{_{AH\,(max)}} - (0.5 t_{_{cyc}} - t_{_{ASD\,(max)}})\} + t_{_{OH\,(min)}} = 15 \text{ ns} \ge 0 \text{ ns} \ (t_{_{RDH}})$

- 3. AC Characteristics
 - a. H8S/2655

Item	Symbol	Min	Max	Unit
Address delay time	t _{AD}	—	20	ns
Address hold time	t _{AH}	$0.5 imes t_{_{cyc}} - 10$	_	ns
CS delay time 1	t _{csd1}	—	20	ns
AS delay time	t _{ASD}	—	20	ns
RD delay time 1	t _{RSD1}	—	20	ns
RD delay time 2	t _{RSD2}	—	20	ns
Read data setup time	t _{RDS}	15	_	ns
Read data hold time	t _{RDH}	0		ns

b. HN27C4000G-15

Item	Symbol	Min	Max	Unit
Access Time	t _{ACC}	—	150	ns
CE-output delay time	t _{ce}	—	150	ns
OE-output delay time	t _{oe}	—	70	ns
Burst access time	t _{BAC}	—	60	ns
Data output hold time	t _{он}	5		ns

Rev. 1.0, 09/98, page 155 of 163





Circuit Diagram





3.15 Flash Memory (HN29WB800T-12) Interface Using 16-Bit Bus Mode

Flash Memory (HN29WB800T-12) Interface	MCU:	Functions Used:
	H8S/2655	Mode 4

Specifications

1. Figure 3.6.1 (a) shows a block diagram of the connection between an H8S/2655 and an HN29WB800T-12 using mode 4 (16-Mbyte access, 16-bit data bus).



Figure 3.6.1 (a) Block Diagram of Connection between H8S/2655 and HN29WB800T-12

 Figure 3.6.1 (b) shows the flash memory area designation. Area 0 (H'00 0000–H'1F FFFF) in the H8S/2655's external address space (16-Mbyte memory space) is designated as flash memory (HN29WB800T-12).



Figure 3.6.1 (b) Designated Flash Memory Area (Memory Map)

Operation

1. Read Timing

Figure 3.6.1 (c) shows the read timing chart. Check whether the read data hold time (t_{oH}) , and data access times $(t_{ACC}, t_{CE}, t_{OE})$ are satisfied.

a. Data hold time

 $\begin{array}{ll} t_{\text{OH}} &= t_{\text{RDH (min)}} - t_{\text{RSD2 (max)}} \\ &= -20 \text{ ns} \leq 0 \text{ ns (memory, min)} \end{array}$

b. Data access time from address

 $\begin{aligned} t_{\text{ACC}} &= t_{\text{ACC5 (max)}} \\ &= 125 \text{ ns} \geq 120 \text{ ns (memory, max)} \end{aligned}$

c. Data access time from \overline{CS} (\overline{CE})

 $t_{CE} = t_{ACC5 \text{ (max)}}$ = 125 ns \ge 120 ns (memory, max)

d. Data access time from $\overline{\text{RD}}$ ($\overline{\text{OE}}$)

 $t_{OE} = t_{ACC4 \text{ (max)}}$ = 100 ns \ge 60 ns (memory, max)

As there is no problem with the above four timing conditions, the H8S/2655 performs 3-stateaccess, no-wait interfacing.



Figure 3.6.1 (c) Read Timing Chart

Rev. 1.0, 09/98, page 161 of 163

Circuit Diagram



Figure 3.6.1 (d) HN29WB800T-12 Interface 1

Rev. 1.0, 09/98, page 162 of 163



Figure 3.6.1 (e) HN29WB800T-12 Interface 2

Rev. 1.0, 09/98, page 163 of 163

H8S/2655 Application Note

Publication Date:	1st Edition, September 1998
Published by:	Electronic Devices Sales & Marketing Group
	Semiconductor & Integrated Circuits Group
	Hitachi, Ltd.
Edited by:	Technical Documentation Group
	UL Media Co., Ltd.
Copyright © Hitad	chi, Ltd., 1998, All rights reserved. Printed in Japan.