

Hitachi Single-Chip Microcomputer H8S/2350 Series

HITACHI

Notice

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

Preface

Hitachi's H8S Series of single-chip microcomputers comprises new series which offer the high performance and low power consumption of the existing H8 Series, which is widely used for machine control, etc., together with significantly greater ease of use,

This initial series—the H8S/2000 Series—offers CPU object-level compatibility with the H8/300H Series, H8/300 Series, and H8/300L Series within the H8 Series.

Series	Features
H8S/2000	Upward-compatible with the H8/300H Series and H8/300 Series; twice the performance at the same frequency; multiply-and-accumulate instructions
H8/300H	16-Mbyte linear address space; upward-compatible with the H8/300 Series; concise instruction set; powerful word-size and longword-size arithmetic instructions
H8/300	64-kbyte address space; general register system; concise instruction set; powerful bit manipulation instructions
H8/300L	Same CPU as the H8/300 Series; consumer application oriented peripheral functions; low voltage, low power consumption

Intended Readership

This Overview is intended for readers who require a basic understanding of microcomputers, or are looking for information on the features and functions of the H8S/2350 Series. Readers undertaking system design using these products, or requiring more detailed information on their use, should refer to the H8S/2350 Hardware Manual and H8S/2000 Series Programming Manual.

Related Documents

Contents	Document Title and No.
On H8S/2350 hardware	H8S/2350 Hardware Manual ADE-602-111
On H8S/2000 Series execution instructions	H8S/2600 Series, H8S/2000 Series Programming Manual ADE-602-083A


Contents

Section 1	H8S/2350 Series Features	6
1.1	H8S/2350 Series Functions.....	6
1.2	Pin Description	10
1.3	Block Diagram	14
Section 2	CPU	15
2.1	Features	15
2.2	Register Configuration.....	18
2.3	Data Formats.....	22
2.4	Addressing Modes	24
2.5	Instruction Set	26
2.6	Basic Bus Timing	42
2.7	Processing States.....	46
2.8	Exception Handling.....	48
2.9	Interrupts	50
2.10	Operating Modes.....	54
2.11	Address Map.....	56
Section 3	Peripheral Functions.....	58
3.1	Bus Controller (BSC).....	58
3.1.1	Area Partitioning.....	60
3.1.2	Basic Bus Interface.....	62
3.1.3	DRAM Interface	64
3.1.4	Burst ROM Interface	67
3.2	DMA Controller (DMAC)	69
3.2.1	Short Address Mode	72
3.2.2	Full Address Mode	75
3.3	Data Transfer Controller (DTC)	77
3.3.1	Data Transfer Operation	79
3.3.2	Transfer Modes	83
3.4	16-Bit Timer Pulse Unit (TPU)	87
3.5	Programmable Pulse Generator (PPG)	99
3.6	Watchdog Timer	102
3.7	Serial Communication Interface (SCI)	106
3.7.1	SCI Asynchronous Mode.....	108
3.7.2	SCI Synchronous Communication	110
3.8	Smart Card Interface	113
3.9	A/D Converter.....	116
3.10	D/A Converter	119
3.11	I/O Ports	121
3.12	RAM	124
3.13	ROM (H8S/2351)*.....	125
Section 4	Power-Down State	126
4.1	Power-Down State	126

Appendix
Package..... 128

Section 1 H8S/2350 Series Features

1.1 H8S/2350 Series Functions



H8S/2350 Series microcomputers are designed for faster instruction execution, using a realtime control oriented CPU with an internal 32-bit architecture, and can run programs based on the C high-level language efficiently. These microprocessors provide on chip a full complement of the functions required by control systems as peripheral functions, and their on-chip multi-function bus controller allows easy high-speed access to external memory. This allows these microprocessors to easily implement sophisticated high-performance systems.

Note: The H8S/2351 is in the planning stage.

High-Performance H8S/2600 CPU

- General-register architecture
 - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- High-speed operation suitable for realtime control
 - 20 MHz maximum operating frequency (20 MHz oscillation frequency)
 - High-speed arithmetic operations
 - 8/16/32-bit register-register add/subtract: 50 ns
 - 16 × 16-bit register-register multiply: 1000 ns
 - 32 ÷ 16-bit register-register divide: 1000 ns
- Instruction set suitable for high-speed operation
 - Sixty-five basic instructions
 - 8/16/32-bit move/arithmetic and logic instructions
 - Unsigned/signed multiply and divide instructions
 - Powerful bit-manipulation instructions
- Two CPU operating modes
 - Normal mode: H8/300 Series compatible, maximum 64-kbyte address space
 - Advanced mode: Maximum 16-Mbyte address space

On-Chip Byte PROM (Mask ROM) (H8S/2351 Only)

- 64 kbytes

On-Chip 4-kbyte High-Speed Static RAM

On-Chip Bus Controller

- Address space divided into 8 areas, with bus specifications settable independently for each area
- Chip select output possible for each area
- Selection of 8-bit or 16-bit access space for each area
- 2-state or 3-state access space can be designated for each area
- Number of program wait states can be set for each area
- Burst ROM directly connectable
- Maximum 8-Mbyte DRAM directly connectable (or use of interval timer possible)
- External bus release function

DMA Controller (DMAC)

- Selection of short address mode or full address mode
- Four channels in short address mode, two channels in full address mode
- Transfer possible in repeat mode, block transfer mode, etc.
- Single address mode transfer possible
- Can be activated by internal interrupt

Data Transfer Controller (DTC)

- Activated by internal interrupt or software
- Multiple transfers or multiple types of transfer possible for one activation source
- Transfer possible in repeat mode, block transfer mode, etc.
- Request can be sent to CPU for interrupt that activated DTC

16-Bit Timer-Pulse Unit (TPU)

- Six-channel 16-bit timer on-chip
- Pulse I/O processing capability for up to 16 pins'
- Automatic 2-phase encoder count capability

Programmable Pulse Generator (PPG)

- Maximum 16-bit pulse output possible with TPU as time base
- Output trigger selectable in 4-bit groups
- Non-overlap margin can be set
- Direct output or inverse output setting possible

On-Chip Watchdog Timer (WDT)

- Watchdog timer or interval timer selectable

Two On-Chip Serial Communication Interface (SCI) Channels

- Asynchronous mode or synchronous mode selectable
- Multiprocessor communication function
- Smart card interface function

On-Chip A/D Converter

- Resolution: 10 bits
- Input: 8 channels
- High-speed conversion : 6.7 μ s minimum conversion time (at 20 MHz operation)
- Single or scan mode selectable
- Sample and hold circuit
- A/D conversion can be activated by external trigger or timer trigger

On-Chip D/A Converter

- Resolution: 8 bits
- Output: 2 channels

Thirteen I/O Ports

- 87 I/O pins, 8 input-only pins

On-Chip Interrupt Controller

- Nine external interrupt pins (NMI, IRQ0 to IRQ7)
- 42 internal interrupt sources
- Selection of two interrupt control modes

Power-Down State

- Medium-speed mode
- Sleep mode
- Module stop mode
- Software standby mode
- Hardware standby mode

Seven MCU Operating Modes

Mode	CPU Operating Mode	Description	On-Chip ROM	External Data Bus	
				Initial Value	Maximum Value
1	Normal	On-chip ROM disabled expansion mode	Disabled	8 bits	16 bits
2*		On-chip ROM enabled expansion mode	Enabled	8 bits	16 bits
3*		Single-chip mode	Enabled	—	
4	Advanced	On-chip ROM disabled expansion mode	Disabled	16 bits	16 bits
5		On-chip ROM disabled expansion mode	Disabled	8 bits	16 bits
6*		On-chip ROM enabled expansion mode	Enabled	8 bits	16 bits
7*		Single-chip mode	Enabled	—	

Note: * Only applies to the H8S/2351.

On-Chip Clock Pulse Generator (1:1 Oscillation)

- Built-in duty correction circuit

Packages


- 120-pin plastic TQFP (TFP-120)
- 128-pin plastic QFP (FP-128)


Product Lineup

Model			ROM/RAM (Bytes)	Packages
Mask ROM Version	ZTAT™ Version	ROM Less Version		
HD6432351*	HD6472351*	—	64 k/2 k	TFP-120 FP-128
—	—	HD6412350	—/2 k	TFP-120 FP-128

Note: * In the planning stage

ZTAT™ is a trademark of Hitachi Ltd.





128-Pin Plastic QFP (FP-128: Top View)


Pin Functions

Type	Symbol	I/O	Name and Function
Power	V _{CC}	Input	Power supply
	V _{SS}	Input	Ground: All V _{SS} pins should be connected to the system power supply (0 V).
Clock	XTAL	Input	Connects to a crystal oscillator.
	EXTAL	Input	Connects to a crystal oscillator, or external clock input.
	ø	Output	System clock: Supplies the system clock to an external device.
Operating mode control	MD ₂ to MD ₀	Input	Mode pins: These pins set the operating mode.
System control	RES	Input	Reset input
	STBY	Input	Standby
	BREQ	Input	Bus request
	BREQO	Output	Bus request output
	BACK	Output	Bus request acknowledge
Interrupts	NMI	Input	Nonmaskable interrupt
	IRQ7 to IRQ0	Input	Interrupt request 7 to 0
Address bus	A ₂₃ to A ₀	Output	Address bus
Data bus	D ₁₅ to D ₀	I/O	Data bus
Bus control	CS7 to CS0	Output	Chip select/low address strobe (CS5 to CS2)
	AS	Output	Address strobe
	RD	Output	Read
	HWR	Output	High write/write enable
	LWR	Output	Low write
	CAS	Output	Upper column address strobe/column address strobe
	LCAS	Output	Lower column address strobe
	WAIT	Input	Wait
DMA controller (DMAC)	DREQ1, DREQ0	Input	DMA request 1 and 0
	TEND1, TEND0	Output	DMA transfer end 1 and 0
	DACK1, DACK0	Output	DMA transfer acknowledge 1 and 0

Type	Symbol	I/O	Name and Function
16-bit timer-pulse unit (TPU)	TCLKA to TCLKD	Input	Clock input A to D
	TIOCA0, TIOCB0, TIOCC0, TIOCD0	I/O	Input capture/output compare match A0 to D0
	TIOCA1, TIOCB1	I/O	Input capture/output compare match A1 and B1
	TIOCA2, TIOCB2	I/O	Input capture/output compare match A2 and B2
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	I/O	Input capture/output compare match A3 to D3
	TIOCA4, TIOCB4	I/O	Input capture/output compare match A4 and B4
	TIOCA5, TIOCB5	I/O	Input capture/output compare match A5 and B5
Programmable pulse generator (PPG)	PO15 to PO0	Output	Pulse output
Watchdog timer (WDT)	WDTOVF	Output	Watchdog timer overflows
Serial communication interface (SCI) Smart Card interface	TxD1, TxD0	Output	Transmit data (channel 1, 0)
	RxD1, RxD0	Input	Receive data (channel 1, 0)
	SCK1, SCK0	I/O	Serial clock (channel 1, 0)
A/D converter	AN7 to AN0	Input	Analog input
	ADTRG	Input	A/D conversion external trigger input
D/A converter	DA1, DA0	Output	Analog output
A/D converter and D/A converters	AV _{CC}	Input	This is the power supply pin for the A/D converter and D/A converter.
	AV _{SS}	Input	This is the ground pin for the A/D converter and D/A converter.
	V _{ref}	Input	This is the reference voltage input pin for the A/D converter and D/A converter.
I/O ports	P1 ₇ to P1 ₀	I/O	Port 1
	P2 ₇ to P2 ₀	I/O	Port 2
	P3 ₅ to P3 ₀	I/O	Port 3
	P4 ₇ to P4 ₀	Input	Port 4
	P5 ₃ to P5 ₀	I/O	Port 5
	P6 ₇ to P6 ₀	I/O	Port 6
	PA ₇ to PA ₀	I/O	Port A
	PB ₇ to PB ₀ *	I/O	Port B
	PC ₇ to PC ₀ *	I/O	Port C
	PD ₇ to PD ₀ *	I/O	Port D
	PE ₇ to PE ₀	I/O	Port E
	PF ₇ to PF ₀	I/O	Port F
	PG ₄ to PG ₀	I/O	Port G

Note: * Only applies to the H8S/2351.

1.3 Block Diagram



Block Diagram

2.1 Features

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture, and is upward compatible with the H8/300 and H8/300H CPUs.

The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) linear access space, and is ideal for realtime control.

Feature

- Upward-compatible with H8/300 and H8/300H CPUs
 - Can execute H8/300 and H8/300H object programs
- General-register architecture
 - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-five basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct (Rn)
 - Register indirect (@ERn)
 - Register indirect with displacement (@(d:16,ERn) or @(d:32,ERn))
 - Register indirect with post-increment or pre-decrement (@ERn+ or @-ERn)
 - Absolute address (@aa:8, @aa:16, @aa:24, or @aa:32)
 - Immediate (#xx:8, #xx:16, or #xx:32)
 - Program-counter relative (@(d:8,PC) or @(d:16,PC))
 - Memory indirect (@@aa:8)
- 16-Mbyte address space
 - Program: 16 Mbytes
 - Data: 16 Mbytes (4 Gbytes architecturally)

- High-speed operation
 - All frequently-used instructions execute in one or two states
 - Maximum clock frequency: 20 MHz
 - 8/16/32-bit register-register add/subtract: 50 ns
 - 8×8 -bit register-register multiply: 600 ns
 - $16 \div 8$ -bit register-register divide: 600 ns
 - 16×16 -bit register-register multiply: 1000 ns
 - $32 \div 16$ -bit register-register divide: 1000 ns
- Two CPU operating modes
 - Normal mode/advanced mode
- Low-power state
 - Transition to power-down state by SLEEP instruction
 - CPU clock speed selectable

Differences between the H8S/2600 CPU and the H8S/2000 CPU

- Register configuration
 - The MAC register is supported only by the H8S/2600 CPU.
- Basic instructions
 - The MAC, CLRMAC, LDMAC, and STMAC instructions are supported only by the H8S/2600 CPU.
- Number of states required for execution
 - The number of states required for execution of the MULXU and MULXS instructions

Differences from H8/300 CPU

In comparison with the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

- More general registers and control registers
 - Eight 16-bit registers and one 8-bit control registers added
- Expanded address space
 - Normal mode supports the same 64-kbyte address space as the H8/300 CPU
 - Advanced mode supports a maximum 16-Mbyte address space
- Enhanced addressing
 - For effective use of the 16-Mbyte address space

- Enhanced instructions
 - Addressing modes of bit-manipulation instructions enhanced
 - Signed multiply and divide instructions added
 - Two-bit shift instructions added
 - Instructions for saving and restoring multiple registers added
 - Test-and-set instruction added
- Higher speed
 - Basic instructions execute twice as fast

Differences from H8/300H CPU

In comparison with the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

- Additional control register
 - One 8-bit control register added
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions enhanced
 - Two-bit shift instructions added
 - Instructions for saving and restoring multiple registers added
 - Test-and-set instruction added
- Higher speed
 - Basic instructions execute twice as fast

2.2 Register Configuration

The H8S/2000 CPU has general registers and control registers.

The eight 32-bit general registers all have identical functions and can be used as either address registers or data registers. The control registers are the 24-bit program counter (PC), 8-bit extend register (EXR), and 8-bit condition code register (CCR).

CPU Internal Register Configuration

General registers (Rn) and extended registers (En)

	15	0 7	0 7	0
ER0	E0	R0H	R0L	
ER1	E1	R1H	R1L	
ER2	E2	R2H	R2L	
ER3	E3	R3H	R3L	
ER4	E4	R4H	R4L	
ER5	E5	R5H	R5L	
ER6	E6	R6H	R6L	
ER7 (SP)	E7	R7H	R7L	

Control registers (CR)

23	0
PC	

	7	6	5	4	3	2	1	0
EXR	T	—	—	—	—	I2	I1	I0

	7	6	5	4	3	2	1	0
CCR	I	UI	H	U	N	Z	V	C

- Legend
- SP: Stack pointer

PC: Program counter

EXR: Extend register

T: Trace bit

I2 to I0: Interrupt mask bits

CCR: Condition code register

I: Interrupt mask bit

UI: User bit/interrupt mask bit*

H: Half-carry flag

U: User bit

N: Negative flag

Z: Zero flag

V: Overflow flag

C: Carry flag

Note: *In the H8S/2350 Series, this bit cannot be used as an interrupt mask.

General Registers

The CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as either address registers or data registers.

When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register.


When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

The figure below illustrates the usage of the general registers. The usage of each register can be selected independently.

Usage of General Registers



Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extend register (EXR), and 8-bit condition code register (CCR).

Program Counter (PC): This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word) or a multiple of 2 bytes, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

Extend Register (EXR): This 8-bit register comprises a trace bit (T) and interrupt mask bits (I2 to I0).

- Bit 7—Trace Bit (T)

Specifies whether or not trace mode is set. When this bit is cleared to 0, instructions are executed sequentially. When set to 1, trace exception handling is started each time an instruction is executed.

- Bits 6 to 3—Reserved
- Bits 2 to 0—Interrupt Mask Bits (I2 to I0)

These bits specify the interrupt request mask level (0 to 7). See section 2.9, Interrupts, for details.

EXR can be manipulated by the LDC, STC, ANDC, ORC, and XORC instructions. Except in the case of STC, interrupts (including NMI) are not accepted for 3 states after the instruction is executed.

Condition Code Register (CCR): This 8-bit register contains internal CPU status information, including the interrupt mask bit (I), and the half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

- Bit 7—Interrupt Mask Bit (I)

Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. See section 2.9, Interrupts for details.

- Bit 6—User Bit or Interrupt Mask Bit (UI)

Can be written or read by software using the LDC, STC, ANDC, ORC, and XORC instructions. In this IC, this bit cannot be used as an interrupt mask.

- Bit 5—Half-Carry Flag (H)

When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

- Bit 4—User Bit (U)

Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

- Bit 3—Negative Flag (N)

Stores the value of the most significant bit (sign bit) of data.

- Bit 2—Zero Flag (Z)

Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

- Bit 1—Overflow Flag (V)

Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

- Bit 0—Carry Flag (C)

Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit-manipulation instructions.

2.3 Data Formats

The ^{CPU} can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data.

Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data.


The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

General Register Data Formats

Data Type	General Register	Data Format
1-bit data	RnH	<div><div>70</div><div><div>76543210</div><div>Don't care</div></div></div>
1-bit data	RnL	<div><div>Don't care</div><div><div>76543210</div></div></div>
4-bit BCD data	RnH	<div><div>7430</div><div><div>Upper digitLower digit</div><div>Don't care</div></div></div>
4-bit BCD data	RnL	<div><div>Don't care</div><div><div>7430</div><div>Upper digitLower digit</div></div></div>
Byte data	RnH	<div><div>70</div><div><div>MSBLSB</div><div>Don't care</div></div></div>
Byte data	RnL	<div><div>Don't care</div><div><div>70</div><div>MSBLSB</div></div></div>
Word data	Rn	<div><div>150</div><div><div>MSBLSB</div></div></div>
Word data	En	<div><div>150</div><div><div>MSBLSB</div></div></div>
Longword data	ERn	<div><div>3116150</div><div><div>MSBEnRnLSB</div></div></div>

Legend
ERn: General register ER RnL: General register RL
En: General register E MSB: Most significant bit
Rn: General register R LSB: Least significant bit
RnH: General register RH

Memory Data Formats



2.4 Addressing Modes

The H8S/2000 CPU supports eight addressing modes.

Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Effective Address (EA) Calculation

In normal mode, the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address.

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
1	Register direct (Rn) <div><div>op</div><div>rm</div><div>rn</div></div>		Operand is general register contents.
2	Register indirect (@Rn) <div><div>op</div><div>r</div><div></div></div>	<div><div>31</div><div>0</div><div>General register contents</div></div>	<div><div>31</div><div>24</div><div>23</div><div>0</div><div>Don't care</div><div></div></div>
3	Register indirect with displacement @(d:16,ERn)/@(d:32,ERn) <div><div>op</div><div>r</div><div></div><div>disp</div></div>	<div><div>31</div><div>0</div><div>General register contents</div></div> <div><div>31</div><div>0</div><div>Sign extension</div><div>disp</div></div> <div><div>+</div></div>	<div><div>31</div><div>24</div><div>23</div><div>0</div><div>Don't care</div><div></div></div>

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)								
4	<p>Register indirect with post-increment or pre-decrement</p> <ul style="list-style-type: none">Register indirect with post-increment @ERn+ <div><div>op</div><div>r</div><div></div></div> <ul style="list-style-type: none">Register indirect with pre-decrement @-ERn <div><div>op</div><div>r</div><div></div></div>	<div><div>31</div><div>General register contents</div><div>0</div></div> <div><div>31</div><div>General register contents</div><div>0</div></div> <div><div>1, 2, or 4</div></div> <div><div>+</div></div> <div><div>+</div></div> <div><div>+</div></div> <table><tr><th>Operand Size</th><th>Value Added/Subtracted</th></tr><tr><td>Byte</td><td>1</td></tr><tr><td>Word</td><td>2</td></tr><tr><td>Longword</td><td>4</td></tr></table>	Operand Size	Value Added/Subtracted	Byte	1	Word	2	Longword	4	<div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div>0</div></div> <div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div>0</div></div>
Operand Size	Value Added/Subtracted										
Byte	1										
Word	2										
Longword	4										
5	<p>Absolute address</p> <p>@aa:8</p> <div><div>op</div><div>abs</div></div> <p>@aa:16</p> <div><div>op</div><div>abs</div></div> <p>@aa:24</p> <div><div>op</div><div>abs</div></div> <p>@aa:32</p> <div><div>op</div><div>abs</div></div>		<div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div>8</div><div>7</div><div></div><div>0</div></div> <div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div>16</div><div>15</div><div>Sign extension</div><div></div><div>0</div></div> <div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div></div><div></div><div>0</div></div> <div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div></div><div></div><div>0</div></div>								
6	<p>Immediate</p> <p>#xx:8/#xx:16/#xx:32</p> <div><div>op</div><div>IMM</div></div>		<p>Operand is immediate data</p>								
7	<p>Program-counter relative @(d:8,PC)/@(d:16,PC)</p> <div><div>op</div><div>disp</div></div>	<div><div>23</div><div>PC contents</div><div>0</div></div> <div><div>23</div><div>Sign extension</div><div>disp</div><div>0</div></div> <div><div>+</div></div>	<div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div></div><div></div><div>0</div></div>								
8	<p>Memory indirect @@aa:8</p> <ul style="list-style-type: none">Normal mode <div><div>op</div><div>abs</div></div> <ul style="list-style-type: none">Advanced mode <div><div>op</div><div>abs</div></div>	<div><div>31</div><div>H'000000</div><div>8</div><div>7</div><div></div><div>0</div></div> <div><div>15</div><div>Memory contents</div><div>0</div></div> <div><div>31</div><div>H'000000</div><div>8</div><div>7</div><div></div><div>0</div></div> <div><div>31</div><div>Memory contents</div><div>0</div></div>	<div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div>16</div><div>15</div><div>H'00</div><div></div><div>0</div></div> <div><div>31</div><div>Don't care</div><div>24</div><div>23</div><div></div><div></div><div></div><div>0</div></div>								

2.5 Instruction Set


The H8S/2000 CPU has 65 types of instructions.

Features

- Upward-compatible at object level with H8/300H and H8/300 CPUs.
- General register architecture
- 8/16/32-bit transfer instructions and arithmetic and logic instructions
 - Byte (B), word (W), and longword (L) formats for transfer instructions and basic arithmetic and logic instructions
- Unsigned and signed multiply and divide instructions
- Powerful bit-manipulation instructions
- Instructions for saving and restoring multiple registers

Assembler Format

The ADD instruction format is shown below as an example.



Instruction Set Table

1. Data transfer instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@aa	—	I	H	N	Z	V	C	Normal	Advanced
MOV	MOV.B #xx:8,Rd	B	2									—	—	↑	↑	0	—	1	
	MOV.B Rs,Rd	B		2								—	—	↑	↑	0	—	1	
	MOV.B @ERs,Rd	B			2							—	—	↑	↑	0	—	2	
	MOV.B @ (d:16,ERs),Rd	B				4						—	—	↑	↑	0	—	3	
	MOV.B @ (d:32,ERs),Rd	B					8					—	—	↑	↑	0	—	5	
	MOV.B @ERs+,Rd	B					2					—	—	↑	↑	0	—	3	
	MOV.B @aa:8,Rd	B						2				—	—	↑	↑	0	—	2	
	MOV.B @aa:16,Rd	B							4			—	—	↑	↑	0	—	3	
	MOV.B @aa:32,Rd	B								6		—	—	↑	↑	0	—	4	
	MOV.B Rs,@ERd	B			2							—	—	↑	↑	0	—	2	
	MOV.B Rs,@ (d:16,ERd)	B				4						—	—	↑	↑	0	—	3	
	MOV.B Rs,@ (d:32,ERd)	B					8					—	—	↑	↑	0	—	5	
	MOV.B Rs,@-ERd	B					2					—	—	↑	↑	0	—	3	
	MOV.B Rs,@aa:8	B						2				—	—	↑	↑	0	—	2	
	MOV.B Rs,@aa:16	B							4			—	—	↑	↑	0	—	3	
	MOV.B Rs,@aa:32	B								6		—	—	↑	↑	0	—	4	
	MOV.W #xx:16,Rd	W	4									—	—	↑	↑	0	—	2	
	MOV.W Rs,Rd	W		2								—	—	↑	↑	0	—	1	
	MOV.W @ERs,Rd	W			2							—	—	↑	↑	0	—	2	
	MOV.W @ (d:16,ERs),Rd	W				4						—	—	↑	↑	0	—	3	
	MOV.W @ (d:32,ERs),Rd	W					8					—	—	↑	↑	0	—	5	
	MOV.W @ERs+,Rd	W					2					—	—	↑	↑	0	—	3	
	MOV.W @aa:16,Rd	W						4				—	—	↑	↑	0	—	3	
	MOV.W @aa:32,Rd	W							6			—	—	↑	↑	0	—	4	
	MOV.W Rs,@ERd	W			2							—	—	↑	↑	0	—	2	
	MOV.W Rs,@ (d:16,ERd)	W				4						—	—	↑	↑	0	—	3	
	MOV.W Rs,@ (d:32,ERd)	W					8					—	—	↑	↑	0	—	5	
	MOV.W Rs,@-ERd	W					2					—	—	↑	↑	0	—	3	
	MOV.W Rs,@aa:16	W						4				—	—	↑	↑	0	—	3	
	MOV.W Rs,@aa:32	W							6			—	—	↑	↑	0	—	4	
	MOV.L #xx:32,ERd	L	6									—	—	↑	↑	0	—	3	
	MOV.L ERs,ERd	L		2								—	—	↑	↑	0	—	1	
	MOV.L @ERs,ERd	L			4							—	—	↑	↑	0	—	4	
	MOV.L @ (d:16,ERs),ERd	L				6						—	—	↑	↑	0	—	5	
	MOV.L @ (d:32,ERs),ERd	L					10					—	—	↑	↑	0	—	7	
	MOV.L @ERs+,ERd	L					4					—	—	↑	↑	0	—	5	
	MOV.L @aa:16,ERd	L						6				—	—	↑	↑	0	—	5	
	MOV.L @aa:32,ERd	L							8			—	—	↑	↑	0	—	6	

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ ERn	@ (d.ERn)	@ -ERn/@ERn+	@ aa	@ (d.PC)	@ @aa		I	H	N	Z	V	C	Normal	Advanced
MOV	MOV.L ERs,@ERd	L			4							—	—	↑	↓	0	—	4	
	MOV.L ERs,@(d:16,ERd)	L				6						—	—	↑	↓	0	—	5	
	MOV.L ERs,@(d:32,ERd)	L				10						—	—	↑	↓	0	—	7	
	MOV.L ERs,@-ERd	L					4					—	—	↑	↓	0	—	5	
	MOV.L ERs,@aa:16	L						6				—	—	↑	↓	0	—	5	
	MOV.L ERs,@aa:32	L						8				—	—	↑	↓	0	—	6	
POP	POP.W Rn	W									2	—	—	↑	↓	0	—	3	
	POP.L ERn	L									4	—	—	↑	↓	0	—	5	
PUSH	PUSH.W Rn	W									2	—	—	↑	↓	0	—	3	
	PUSH.L ERn	L									4	—	—	↑	↓	0	—	5	
LDM	LDM @SP+,(ERm-ERn)	L									4	—	—	—	—	—	—	7/9/11 [1]	
STM	STM (ERm-ERn),@-SP	L									4	—	—	—	—	—	—	7/9/11 [1]	
MOVFPE	MOVFPE @aa:16,Rd	Cannot be used in the H8S/2350 Series																[2]	
MOVTPE	MOVTPE Rs,@aa:16																	[2]	

2. Arithmetic instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@@aa		I	H	N	Z	V	C	Normal	Advanced
ADD	ADD.B #xx:8,Rd	B	2									—	↑	↑	↑	↑	↑	1	
	ADD.B Rs,Rd	B		2								—	↑	↑	↑	↑	↑	1	
	ADD.W #xx:16,Rd	W	4									—	[3]	↑	↑	↑	↑	2	
	ADD.W Rs,Rd	W		2								—	[3]	↑	↑	↑	↑	1	
	ADD.L #xx:32,ERd	L	6									—	[4]	↑	↑	↑	↑	3	
	ADD.L ERs,ERd	L		2								—	[4]	↑	↑	↑	↑	1	
ADDX	ADDX #xx:8,Rd	B	2									—	↑	↑	[5]	↑	↑	1	
	ADDX Rs,Rd	B		2								—	↑	↑	[5]	↑	↑	1	
ADDS	ADDS #1,ERd	L		2								—	—	—	—	—	—	1	
	ADDS #2,ERd	L		2								—	—	—	—	—	—	1	
	ADDS #4,ERd	L		2								—	—	—	—	—	—	1	
INC	INC.B Rd	B		2								—	—	↑	↑	↑	—	1	
	INC.W #1,Rd	W		2								—	—	↑	↑	↑	—	1	
	INC.W #2,Rd	W		2								—	—	↑	↑	↑	—	1	
	INC.L #1,ERd	L		2								—	—	↑	↑	↑	—	1	
	INC.L #2,ERd	L		2								—	—	↑	↑	↑	—	1	
DAA	DAA Rd	B		2								—	*	↑	↑	*	↑	1	
SUB	SUB.B Rs,Rd	B		2								—	↑	↑	↑	↑	↑	1	
	SUB.W #xx:16,Rd	W	4									—	[3]	↑	↑	↑	↑	2	
	SUB.W Rs,Rd	W		2								—	[3]	↑	↑	↑	↑	1	
	SUB.L #xx:32,ERd	L	6									—	[4]	↑	↑	↑	↑	3	
	SUB.L ERs,ERd	L		2								—	[4]	↑	↑	↑	↑	1	
SUBX	SUBX #xx:8,Rd	B	2									—	↑	↑	[5]	↑	↑	1	
	SUBX Rs,Rd	B		2								—	↑	↑	[5]	↑	↑	1	
SUBS	SUBS #1,ERd	L		2								—	—	—	—	—	—	1	
	SUBS #2,ERd	L		2								—	—	—	—	—	—	1	
	SUBS #4,ERd	L		2								—	—	—	—	—	—	1	
DEC	DEC.B Rd	B		2								—	—	↑	↑	↑	—	1	
	DEC.W #1,Rd	W		2								—	—	↑	↑	↑	—	1	
	DEC.W #2,Rd	W		2								—	—	↑	↑	↑	—	1	
	DEC.L #1,ERd	L		2								—	—	↑	↑	↑	—	1	
	DEC.L #2,ERd	L		2								—	—	↑	↑	↑	—	1	
DAS	DAS Rd	B		2								—	*	↑	↑	*	—	1	
MULXU	MULXU.B Rs,Rd	B		2								—	—	—	—	—	—	12	
	MULXU.W Rs,ERd	W		2								—	—	—	—	—	—	20	
MULXS	MULXS.B Rs,Rd	B		4								—	—	↑	↑	—	—	13	
	MULXS.W Rs,ERd	W		4								—	—	↑	↑	—	—	21	



Mnemonic		Addressing Mode/Instruction Length (Bytes)										Operation	Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ ERn	@ (d.ERn)	@ -ERn/@ERn+	@ aa	@ (d.PC)	@ @aa			I	H	N	Z	V	C	Normal	Advanced
DIVXU	DIVXU.B Rs,Rd	B		2										—	—	[6]	[7]	—	—	12
	DIVXU.W Rs,ERd	W		2										—	—	[6]	[7]	—	—	20
DIVXS	DIVXS.B Rs,Rd	B		4										—	—	[8]	[7]	—	—	13
	DIVXS.W Rs,ERd	W		4										—	—	[8]	[7]	—	—	21
CMP	CMP.B #xx:8,Rd	B	2											—	↑	↑	↑	↑	↑	1
	CMP.B Rs,Rd	B		2										—	↑	↑	↑	↑	↑	1
	CMP.W #xx:16,Rd	W	4											—	[3]	↑	↑	↑	↑	2
	CMP.W Rs,Rd	W		2										—	[3]	↑	↑	↑	↑	1
	CMP.L #xx:32,ERd	L	6											—	[4]	↑	↑	↑	↑	3
	CMP.L ERs,ERd	L		2										—	[4]	↑	↑	↑	↑	1
NEG	NEG.B Rd	B		2										—	↑	↑	↑	↑	↑	1
	NEG.W Rd	W		2										—	↑	↑	↑	↑	↑	1
	NEG.L ERd	L		2										—	↑	↑	↑	↑	↑	1
EXTU	EXTU.W Rd	W		2										—	—	0	↑	0	—	1
	EXTU.L ERd	L		2										—	—	0	↑	0	—	1
EXTS	EXTS.W Rd	W		2										—	—	↑	↑	0	—	1
	EXTS.L ERd	L		2										—	—	↑	↑	0	—	1
TAS	TAS @ERd	B			4									—	—	↑	↑	0	—	4

3. Logical instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@@aa		I	H	N	Z	V	C	Normal	Advanced
AND	AND.B #xx:8,Rd	B	2									—	—	↑	↑	0	—	1	
	AND.B Rs,Rd	B		2								—	—	↑	↑	0	—	1	
	AND.W #xx:16,Rd	W	4									—	—	↑	↑	0	—	2	
	AND.W Rs,Rd	W		2								—	—	↑	↑	0	—	1	
	AND.L #xx:32,ERd	L	6									—	—	↑	↑	0	—	3	
	AND.L ERs,ERd	L		4								—	—	↑	↑	0	—	2	
OR	OR.B #xx:8,Rd	B	2									—	—	↑	↑	0	—	1	
	OR.B Rs,Rd	B		2								—	—	↑	↑	0	—	1	
	OR.W #xx:16,Rd	W	4									—	—	↑	↑	0	—	2	
	OR.W Rs,Rd	W		2								—	—	↑	↑	0	—	1	
	OR.L #xx:32,ERd	L	6									—	—	↑	↑	0	—	3	
	OR.L ERs,ERd	L		4								—	—	↑	↑	0	—	2	
XOR	XOR.B #xx:8,Rd	B	2									—	—	↑	↑	0	—	1	
	XOR.B Rs,Rd	B		2								—	—	↑	↑	0	—	1	
	XOR.W #xx:16,Rd	W	4									—	—	↑	↑	0	—	2	
	XOR.W Rs,Rd	W		2								—	—	↑	↑	0	—	1	
	XOR.L #xx:32,ERd	L	6									—	—	↑	↑	0	—	3	
	XOR.L ERs,ERd	L		4								—	—	↑	↑	0	—	2	
NOT	NOT.B Rd	B	2									—	—	↑	↑	0	—	1	
	NOT.W Rd	W		2								—	—	↑	↑	0	—	1	
	NOT.L ERd	L		2								—	—	↑	↑	0	—	1	

4. Shift instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)									Operation	Condition Code						No. of States ^{*1}		
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@ @aa		—	I	H	N	Z	V	C	Normal	Advanced
SHAL	SHAL.B Rd	B	2									—	—	↕	↕	↕	↕	1		
	SHAL.B #2,Rd	B	2									—	—	↕	↕	↕	↕	1		
	SHAL.W Rd	W	2									—	—	↕	↕	↕	↕	1		
	SHAL.W #2,Rd	W	2									—	—	↕	↕	↕	↕	1		
	SHAL.L ERd	L	2									—	—	↕	↕	↕	↕	1		
	SHAL.L #2,ERd	L	2									—	—	↕	↕	↕	↕	1		
SHAR	SHAR.B Rd	B	2									—	—	↕	↕	0	↕	1		
	SHAR.B #2,Rd	B	2									—	—	↕	↕	0	↕	1		
	SHAR.W Rd	W	2									—	—	↕	↕	0	↕	1		
	SHAR.W #2,Rd	W	2									—	—	↕	↕	0	↕	1		
	SHAR.L ERd	L	2									—	—	↕	↕	0	↕	1		
	SHAR.L #2,ERd	L	2									—	—	↕	↕	0	↕	1		
SHLL	SHLL.B Rd	B	2									—	—	↕	↕	0	↕	1		
	SHLL.B #2,Rd	B	2									—	—	↕	↕	0	↕	1		
	SHLL.W Rd	W	2									—	—	↕	↕	0	↕	1		
	SHLL.W #2,Rd	W	2									—	—	↕	↕	0	↕	1		
	SHLL.L ERd	L	2									—	—	↕	↕	0	↕	1		
	SHLL.L #2,ERd	L	2									—	—	↕	↕	0	↕	1		
SHLR	SHLR.B Rd	B	2									—	—	0	↕	0	↕	1		
	SHLR.B #2,Rd	B	2									—	—	0	↕	0	↕	1		
	SHLR.W Rd	W	2									—	—	0	↕	0	↕	1		
	SHLR.W #2,Rd	W	2									—	—	0	↕	0	↕	1		
	SHLR.L ERd	L	2									—	—	0	↕	0	↕	1		
	SHLR.L #2,ERd	L	2									—	—	0	↕	0	↕	1		
ROTXL	ROTXL.B Rd	B	2									—	—	↕	↕	0	↕	1		
	ROTXL.B #2,Rd	B	2									—	—	↕	↕	0	↕	1		
	ROTXL.W Rd	W	2									—	—	↕	↕	0	↕	1		
	ROTXL.W #2,Rd	W	2									—	—	↕	↕	0	↕	1		
	ROTXL.L ERd	L	2									—	—	↕	↕	0	↕	1		
	ROTXL.L #2,ERd	L	2									—	—	↕	↕	0	↕	1		
ROTXR	ROTXR.B Rd	B	2									—	—	↕	↕	0	↕	1		
	ROTXR.B #2,Rd	B	2									—	—	↕	↕	0	↕	1		
	ROTXR.W Rd	W	2									—	—	↕	↕	0	↕	1		
	ROTXR.W #2,Rd	W	2									—	—	↕	↕	0	↕	1		
	ROTXR.L ERd	L	2									—	—	↕	↕	0	↕	1		
	ROTXR.L #2,ERd	L	2									—	—	↕	↕	0	↕	1		

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ ERn	@ (d,ERn)	@ -ERn/@ ERn+	@ aa	@ (d,PC)	@ @aa		I	H	N	Z	V	C	Normal	Advanced
ROTL	ROTL.B Rd	B		2								—	—	↑	↑	0	↑	1	
	ROTL.B #2,Rd	B		2								—	—	↑	↑	0	↑	1	
	ROTL.W Rd	W		2								—	—	↑	↑	0	↑	1	
	ROTL.W #2,Rd	W		2								—	—	↑	↑	0	↑	1	
	ROTL.L ERd	L		2								—	—	↑	↑	0	↑	1	
	ROTL.L #2,ERd	L		2								—	—	↑	↑	0	↑	1	
ROTR	ROTR.B Rd	B		2								—	—	↑	↑	0	↑	1	
	ROTR.B #2,Rd	B		2								—	—	↑	↑	0	↑	1	
	ROTR.W Rd	W		2								—	—	↑	↑	0	↑	1	
	ROTR.W #2,Rd	W		2								—	—	↑	↑	0	↑	1	
	ROTR.L ERd	L		2								—	—	↑	↑	0	↑	1	
	ROTR.L #2,ERd	L		2								—	—	↑	↑	0	↑	1	

5. Bit manipulation instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Operation						Condition Code						No. of States ^{*1}	
																		I	H	N	Z	V	C	Normal	Advanced
		Operand Size	#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@aa	—														
BSET	BSET #xx:3,Rd	B		2														1							
	BSET #xx:3,@ERd	B			4													4							
	BSET #xx:3,@aa:8	B					4											4							
	BSET #xx:3,@aa:16	B					6											5							
	BSET #xx:3,@aa:32	B					8											6							
	BSET Rn,Rd	B		2														1							
	BSET Rn,@ERd	B			4													4							
	BSET Rn,@aa:8	B					4											4							
	BSET Rn,@aa:16	B					6											5							
	BSET Rn,@aa:32	B					8											6							
BCLR	BCLR #xx:3,Rd	B		2														1							
	BCLR #xx:3,@ERd	B			4													4							
	BCLR #xx:3,@aa:8	B					4											4							
	BCLR #xx:3,@aa:16	B					6											5							
	BCLR #xx:3,@aa:32	B					8											6							
	BCLR Rn,Rd	B		2														1							
	BCLR Rn,@ERd	B			4													4							
	BCLR Rn,@aa:8	B					4											4							
	BCLR Rn,@aa:16	B					6											5							
	BCLR Rn,@aa:32	B					8											6							
BNOT	BNOT #xx:3,Rd	B		2														1							
	BNOT #xx:3,@ERd	B			4													4							
	BNOT #xx:3,@aa:8	B					4											4							
	BNOT #xx:3,@aa:16	B					6											5							
	BNOT #xx:3,@aa:32	B					8											6							
	BNOT Rn,Rd	B		2														1							
	BNOT Rn,@ERd	B			4													4							
	BNOT Rn,@aa:8	B					4											4							
	BNOT Rn,@aa:16	B					6											5							
	BNOT Rn,@aa:32	B					8											6							

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Operation	Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ ERn	@ (d)ERn	@ -ERn/@ ERn+	@ aa	@ (d)PC	@ @aa			I	H	N	Z	V	C	Normal	Advanced
BTST	BTST #xx:3,Rd	B		2												↑	—	—	1	
	BTST #xx:3,@ERd	B			4											↑	—	—	3	
	BTST #xx:3,@aa:8	B						4								↑	—	—	3	
	BTST #xx:3,@aa:16	B						6								↑	—	—	4	
	BTST #xx:3,@aa:32	B						8								↑	—	—	5	
	BTST Rn,Rd	B		2												↑	—	—	1	
	BTST Rn,@ERd	B			4											↑	—	—	3	
	BTST Rn,@aa:8	B						4								↑	—	—	3	
	BTST Rn,@aa:16	B						6								↑	—	—	4	
	BTST Rn,@aa:32	B						8								↑	—	—	5	
BLD	BLD #xx:3,Rd	B		2													↑	—	1	
	BLD #xx:3,@ERd	B			4												↑	—	3	
	BLD #xx:3,@aa:8	B						4									↑	—	3	
	BLD #xx:3,@aa:16	B						6									↑	—	4	
	BLD #xx:3,@aa:32	B						8									↑	—	5	
BILD	BILD #xx:3,Rd	B		2													↑	—	1	
	BILD #xx:3,@ERd	B			4												↑	—	3	
	BILD #xx:3,@aa:8	B						4									↑	—	3	
	BILD #xx:3,@aa:16	B						6									↑	—	4	
	BILD #xx:3,@aa:32	B						8									↑	—	5	
BST	BST #xx:3,Rd	B		2													—	—	1	
	BST #xx:3,@ERd	B			4												—	—	4	
	BST #xx:3,@aa:8	B						4									—	—	4	
	BST #xx:3,@aa:16	B						6									—	—	5	
	BST #xx:3,@aa:32	B						8									—	—	6	
BIST	BIST #xx:3,Rd	B		2													—	—	1	
	BIST #xx:3,@ERd	B			4												—	—	4	
	BIST #xx:3,@aa:8	B						4									—	—	4	
	BIST #xx:3,@aa:16	B						6									—	—	5	
	BIST #xx:3,@aa:32	B						8									—	—	6	
BAND	BAND #xx:3,Rd	B		2													—	—	1	
	BAND #xx:3,@ERd	B			4												—	—	3	
	BAND #xx:3,@aa:8	B						4									—	—	3	
	BAND #xx:3,@aa:16	B						6									—	—	4	
	BAND #xx:3,@aa:32	B						8									—	—	5	
BIAND	BIAND #xx:3,Rd	B		2													—	—	1	
	BIAND #xx:3,@ERd	B			4												—	—	3	
	BIAND #xx:3,@aa:8	B						4									—	—	3	
	BIAND #xx:3,@aa:16	B						6									—	—	4	
	BIAND #xx:3,@aa:32	B						8									—	—	5	

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Operation	Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@@aa	—		I	H	N	Z	V	C	Normal	Advanced
BOR	BOR #xx:3,Rd	B		2								Cv(#xx:3 of Rd8)→C	—	—	—	—	—	↑	1	
	BOR #xx:3,@ERd	B			4							Cv(#xx:3 of @ERd24)→C	—	—	—	—	—	↑	3	
	BOR #xx:3,@aa:8	B						4				Cv(#xx:3 of @aa:8)→C	—	—	—	—	—	↑	3	
	BOR #xx:3,@aa:16	B						6				Cv(#xx:3 of @aa:16)→C	—	—	—	—	—	↑	4	
	BOR #xx:3,@aa:32	B						8				Cv(#xx:3 of @aa:32)→C	—	—	—	—	—	↑	5	
BIOR	BIOR #xx:3,Rd	B		2								Cv [¬ (#xx:3 of Rd8)]→C	—	—	—	—	—	↑	1	
	BIOR #xx:3,@ERd	B			4							Cv [¬ (#xx:3 of @ERd24)]→C	—	—	—	—	—	↑	3	
	BIOR #xx:3,@aa:8	B						4				Cv [¬ (#xx:3 of @aa:8)]→C	—	—	—	—	—	↑	3	
	BIOR #xx:3,@aa:16	B						6				Cv [¬ (#xx:3 of @aa:16)]→C	—	—	—	—	—	↑	4	
	BIOR #xx:3,@aa:32	B						8				Cv [¬ (#xx:3 of @aa:32)]→C	—	—	—	—	—	↑	5	
BXOR	BXOR #xx:3,Rd	B		2								C⊕ (#xx:3 of Rd8)→C	—	—	—	—	—	↑	1	
	BXOR #xx:3,@ERd	B			4							C⊕ (#xx:3 of @ERd24)→C	—	—	—	—	—	↑	3	
	BXOR #xx:3,@aa:8	B						4				C⊕ (#xx:3 of @aa:8)→C	—	—	—	—	—	↑	3	
	BXOR #xx:3,@aa:16	B						6				C⊕ (#xx:3 of @aa:16)→C	—	—	—	—	—	↑	4	
	BXOR #xx:3,@aa:32	B						8				C⊕ (#xx:3 of @aa:32)→C	—	—	—	—	—	↑	5	
BIXOR	BIXOR #xx:3,Rd	B		2								C⊕ [¬ (#xx:3 of Rd8)]→C	—	—	—	—	—	↑	1	
	BIXOR #xx:3,@ERd	B			4							C⊕ [¬ (#xx:3 of @ERd24)]→C	—	—	—	—	—	↑	3	
	BIXOR #xx:3,@aa:8	B						4				C⊕ [¬ (#xx:3 of @aa:8)]→C	—	—	—	—	—	↑	3	
	BIXOR #xx:3,@aa:16	B						6				C⊕ [¬ (#xx:3 of @aa:16)]→C	—	—	—	—	—	↑	4	
	BIXOR #xx:3,@aa:32	B						8				C⊕ [¬ (#xx:3 of @aa:32)]→C	—	—	—	—	—	↑	5	

6. Branch instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Operation	Branching Conditions	Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@ @aa	—			I	H	N	Z	V	C	Normal	Advanced
Bcc	BRA d:8(BT d:8)	—							2		if condition is true then PC←PC+d else next;	Always	—	—	—	—	—	—	2		
	BRA d:16(BT d:16)	—							4				—	—	—	—	—	—	3		
	BRN d:8(BF d:8)	—							2			Never	—	—	—	—	—	—	2		
	BRN d:16(BF d:16)	—							4				—	—	—	—	—	—	3		
	BHI d:8	—							2			CvZ=0	—	—	—	—	—	—	2		
	BHI d:16	—							4				—	—	—	—	—	—	3		
	BLS d:8	—							2			CvZ=1	—	—	—	—	—	—	2		
	BLS d:16	—							4				—	—	—	—	—	—	3		
	BCC d:8(BHS d:8)	—							2			C=0	—	—	—	—	—	—	2		
	BCC d:16(BHS d:16)	—							4				—	—	—	—	—	—	3		
	BCS d:8(BLO d:8)	—							2			C=1	—	—	—	—	—	—	2		
	BCS d:16(BLO d:16)	—							4				—	—	—	—	—	—	3		
	BNE d:8	—							2			Z=0	—	—	—	—	—	—	2		
	BNE d:16	—							4				—	—	—	—	—	—	3		
	BEQ d:8	—							2			Z=1	—	—	—	—	—	—	2		
	BEQ d:16	—							4				—	—	—	—	—	—	3		
	BVC d:8	—							2			V=0	—	—	—	—	—	—	2		
	BVC d:16	—							4				—	—	—	—	—	—	3		
	BVS d:8	—							2			V=1	—	—	—	—	—	—	2		
	BVS d:16	—							4				—	—	—	—	—	—	3		
	BPL d:8	—							2			N=0	—	—	—	—	—	—	2		
	BPL d:16	—							4				—	—	—	—	—	—	3		
	BMI d:8	—							2			N=1	—	—	—	—	—	—	2		
	BMI d:16	—							4				—	—	—	—	—	—	3		
	BGE d:8	—							2			N⊕V=0	—	—	—	—	—	—	2		
	BGE d:16	—							4				—	—	—	—	—	—	3		
	BLT d:8	—							2			N⊕V=1	—	—	—	—	—	—	2		
	BLT d:16	—							4				—	—	—	—	—	—	3		
	BGT d:8	—							2			Z∨(N⊕V)=0	—	—	—	—	—	—	2		
	BGT d:16	—							4				—	—	—	—	—	—	3		
	BLE d:8	—							2			Z∨(N⊕V)=1	—	—	—	—	—	—	2		
	BLE d:16	—							4				—	—	—	—	—	—	3		
JMP	JMP @ERn	—			2						PC←ERn		—	—	—	—	—	—	2		
	JMP @aa:24	—						4			PC←aa:24		—	—	—	—	—	—	3		
	JMP @ @aa:8	—								2		PC← @aa:8		—	—	—	—	—	—	4	5
BSR	BSR d:8	—							2		PC→ @-SP,PC←PC+d:8		—	—	—	—	—	—	3	4	
	BSR d:16	—							4		PC→ @-SP,PC←PC+d:16		—	—	—	—	—	—	4	5	
JSR	JSR @ERn	—			2						PC→ @-SP,PC←ERn		—	—	—	—	—	—	3	4	
	JSR @aa:24	—						4			PC→ @-SP,PC←aa:24		—	—	—	—	—	—	4	5	
	JSR @ @aa:8	—								2		PC→ @-SP,PC← @aa:8		—	—	—	—	—	—	4	6
RTS	RTS	—								2	PC← @SP+		—	—	—	—	—	—	4	5	

7. System control instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d.ERn)	@-ERn/@ERn+	@aa	@ (d.PC)	@ @aa	—	I	H	N	Z	V	C	Normal	Advanced
TRAPA	TRAPA #xx:2	—									2	1	—	—	—	—	—	7 [9]	8 [9]
RTE	RTE	—										↑	↑	↑	↑	↑	↑	5 [9]	
SLEEP	SLEEP	—										—	—	—	—	—	—	2	
LDC	LDC #xx:8,CCR	B	2									↑	↑	↑	↑	↑	↑	1	
	LDC #xx:8,EXR	B	4									—	—	—	—	—	—	2	
	LDC Rs,CCR	B		2								↑	↑	↑	↑	↑	↑	1	
	LDC Rs,EXR	B		2								—	—	—	—	—	—	1	
	LDC @ERs,CCR	W			4							↑	↑	↑	↑	↑	↑	3	
	LDC @ERs,EXR	W			4							—	—	—	—	—	—	3	
	LDC @ (d:16,ERs),CCR	W				6						↑	↑	↑	↑	↑	↑	4	
	LDC @ (d:16,ERs),EXR	W				6						—	—	—	—	—	—	4	
	LDC @ (d:32,ERs),CCR	W				10						↑	↑	↑	↑	↑	↑	6	
	LDC @ (d:32,ERs),EXR	W				10						—	—	—	—	—	—	6	
	LDC @ERs+,CCR	W					4					↑	↑	↑	↑	↑	↑	4	
	LDC @ERs+,EXR	W					4					—	—	—	—	—	—	4	
	LDC @aa:16,CCR	W						6				↑	↑	↑	↑	↑	↑	4	
	LDC @aa:16,EXR	W						6				—	—	—	—	—	—	4	
	LDC @aa:32,CCR	W							8			↑	↑	↑	↑	↑	↑	5	
	LDC @aa:32,EXR	W							8			—	—	—	—	—	—	5	
STC	STC CCR,Rd	B		2								—	—	—	—	—	—	1	
	STC EXR,Rd	B		2								—	—	—	—	—	—	1	
	STC CCR,@ERd	W			4							—	—	—	—	—	—	3	
	STC EXR,@ERd	W			4							—	—	—	—	—	—	3	
	STC CCR,@ (d:16,ERd)	W				6						—	—	—	—	—	—	4	
	STC EXR,@ (d:16,ERd)	W				6						—	—	—	—	—	—	4	
	STC CCR,@ (d:32,ERd)	W				10						—	—	—	—	—	—	6	
	STC EXR,@ (d:32,ERd)	W				10						—	—	—	—	—	—	6	
	STC CCR,@-ERd	W					4					—	—	—	—	—	—	4	
	STC EXR,@-ERd	W					4					—	—	—	—	—	—	4	
	STC CCR,@aa:16	W						6				—	—	—	—	—	—	4	
	STC EXR,@aa:16	W						6				—	—	—	—	—	—	4	
	STC CCR,@aa:32	W							8			—	—	—	—	—	—	5	
	STC EXR,@aa:32	W							8			—	—	—	—	—	—	5	
ANDC	ANDC #xx:8,CCR	B	2									↑	↑	↑	↑	↑	↑	1	
	ANDC #xx:8,EXR	B	4									—	—	—	—	—	—	2	
ORC	ORC #xx:8,CCR	B	2									↑	↑	↑	↑	↑	↑	1	
	ORC #xx:8,EXR	B	4									—	—	—	—	—	—	2	
XORC	XORC #xx:8,CCR	B	2									↑	↑	↑	↑	↑	↑	1	
	XORC #xx:8,EXR	B	4									—	—	—	—	—	—	2	
NOP	NOP	—									2	—	—	—	—	—	—	1	

8. Block transfer instructions

Mnemonic		Addressing Mode/Instruction Length (Bytes)										Condition Code						No. of States ^{*1}	
		Operand Size	#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@@aa	—	I	H	N	Z	V	C	Normal	Advanced
EEPMOV	EEPMOV.B	—									4	if R4L≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next;	—	—	—	—	—	—	4+2n ^{*2}
	EEPMOV.W	—									4	if R4≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4-1→R4 Until R4=0 else next;	—	—	—	—	—	—	4+2n ^{*2}

- Notes: *1 The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory.
- *2 n is the initial value of R4L or R4.
- [1] Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers.
 - [2] Cannot be used in the H8S/2350 Series.
 - [3] Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - [4] Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - [5] Retains its previous value when the result is zero; otherwise cleared to 0.
 - [6] Set to 1 when the divisor is negative; otherwise cleared to 0.
 - [7] Set to 1 when the divisor is zero; otherwise cleared to 0.
 - [8] Set to 1 when the quotient is negative; otherwise cleared to 0.
 - [9] One additional state is required for execution when EXR is valid.

Number of States Required for Execution

The number of states shown in the instruction set table is the number of states required for execution when the op code and operand data are located in a one-cycle area on which word access is possible, such as on-chip memory. When the op code or operand data is accessed from an on-chip supporting module or an external address, the number of states increases as shown in the table below.

Cycle	Access Conditions						
	On-Chip Memory	On-Chip Supporting Module		External Data Bus			
				8-Bit Bus		16-Bit Bus	
		8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	1	4	2	4	6+2m	2	3+m
Branch address read							
Stack operation							
Byte data access							
Word data access		4		4	6+2m		
Internal operation	1						

Legend
m: Number of wait states inserted into external device access

Condition Code Notation

Symbol	Meaning
↑	Changes according to the result of instruction execution
*	Undetermined (no guaranteed value)
0	Always cleared to 0
1	Always set to 1
—	Not affected by execution of the instruction

Operation Notation

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extend register
CCR	Condition code register
N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
C	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
−	Subtraction
×	Multiplication
÷	Division
^	AND logical
∨	OR logical
⊕	Exclusive OR logical
→	Transfer from left-hand operand to right-hand operand, or transition from left-hand state to right-hand state
¬	NOT (logical complement)
() < >	Operand contents
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length


Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

2.6 Basic Bus Timing

The CPU operates on the basis of the system clock (ϕ). One ϕ clock cycle is called a state, and a bus cycle consists of one, two, or three states. Different access methods are used for on-chip memory, on-chip supporting modules, and external devices.

Basic Clock Timing


An external clock is input to the EXTAL pin, or a crystal oscillator is connected to the EXTAL pin, to generate the system clock (ϕ). An external clock or crystal oscillator of the same frequency as the ϕ clock should be used.




CPU Read/Write Cycles

The CPU operates on the basis of the system clock (ϕ). One ϕ clock cycle is called a state, and a bus cycle consists of one, two, or three states. Different access methods are used for on-chip memory, on-chip supporting modules, and external devices. Access to the external address space can be controlled by the bus controller.

On-Chip Memory: On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word access.




On-Chip Memory Access Cycle (One-State Access)




Pin States during On-Chip Memory Access

On-Chip Supporting Module: The on-chip supporting modules are accessed in two states. The data bus is 8 or 16 bits wide, depending on the internal I/O register being accessed.



On-Chip Supporting Module Access Timing (Two-State Access)



Pin States during On-Chip Supporting Module Access

External Address Space: The external address space is accessed via an 8-bit or 16-bit bus, and in two or three states. Wait state insertion is possible in the case of 3-state access. See the Bus Controller section for details.

2.7 Processing States

The CPU has five processing states: the reset state, program execution state, exception-handling state, bus-released state, and power-down state.

Reset State

State in which the CPU and all on-chip supporting modules are initialized and halted

Program Execution State

State in which the CPU executes the program sequentially

Exception-Handling State

Transient state in which exception handling is executed as the result of an reset, interrupt, or trap instruction exception handling source


Bus-Released State

State in which the external bus is released in response to a bus request signal from a bus master other than the CPU

Power-Down State

State in which CPU operation is stopped, and power consumption is kept low (sleep mode, software standby mode, hardware standby mode). The power-down state also includes medium-speed mode and module stop mode.

State Transition Diagram



2.8 Exception Handling

The CPU exception handling is initiated by a reset, a trap instruction, or an interrupt. A priority system is provided for exception handling, and simultaneously generated exceptions are handled in order of priority.

Exception Handling Types and Priorities

Priority	Exception Type	Start of Exception Handling
<div>High</div> <div>↑</div> <div>Low</div>	Reset	After a low-to-high transition at the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows
	Trace	After instruction or exception handling execution when the trace (T) bit is 1
	Interrupt	When an interrupt is generated, after instruction or exception handling execution
	Trap instruction (TRAPA)	When a trap (TRAPA) instruction is executed

Exception Handling Operation

Exception handling is started by any of the exception handling sources. Trap instruction exception handling is always accepted in the program execution state.

The operations in trap instruction and interrupt exception handling are as follows.

- (1) The program counter (PC), condition code register (CCR), and extended register (EXR) are saved on the stack.
- (2) The interrupt mask bit is updated, and the T bit is cleared to 0.
- (3) The vector address corresponding to the activation source is generated, and program execution is started from the address indicates by the contents of the vector address.

In reset exception handling, only operations (2) and (3) are performed.

Exception Vector Table

Exception Source		Vector Number	Vector Address*1	
			Normal Mode	Advanced Mode
Power-on reset		0	H'0000–H'0001	H'0000–H'0003
Manual reset		1	H'0002–H'0003	H'0004–H'0007
Reserved for system use		2	H'0004–H'0006	H'0008–H'000B
		3	H'0006–H'0007	H'000C–H'000F
		4	H'0008–H'0009	H'0010–H'0013
Trace		5	H'000A–H'000B	H'0014–H'0017
Reserved for system use		6	H'000C–H'000D	H'0018–H'001B
External interrupt	NMI	7	H'000E–H'000F	H'001C–H'001F
Trap instruction (4 sources)		8	H'0010–H'0011	H'0020–H'0023
		9	H'0012–H'0013	H'0024–H'0027
		10	H'0014–H'0015	H'0028–H'002B
		11	H'0016–H'0017	H'002C–H'002F
Reserved for system use		12	H'0018–H'0019	H'0030–H'0033
		13	H'001A–H'001B	H'0034–H'0037
		14	H'001C–H'001D	H'0038–H'003B
		15	H'001E–H'001F	H'003C–H'003F
External interrupt	IRQ0	16	H'0020–H'0021	H'0040–H'0043
	IRQ1	17	H'0022–H'0023	H'0044–H'0047
	IRQ2	18	H'0024–H'0025	H'0048–H'004B
	IRQ3	19	H'0026–H'0027	H'004C–H'004F
	IRQ4	20	H'0028–H'0029	H'0050–H'0053
	IRQ5	21	H'002A–H'002B	H'0054–H'0057
	IRQ6	22	H'002C–H'002D	H'0058–H'005B
	IRQ7	23	H'002E–H'002F	H'005C–H'005F
Internal interrupt*2		24	H'0030–H'0031	H'0060–H'0063
		to 91	to H'00AE–H'00AF	to H'015C–H'015F

Notes: 1. Lower 16 bits of address

2. See the Interrupt Exception Vector Table for the internal interrupt vector table.

2.9 Interrupts

This section describes the sru interrupt, one of the external interrupt sources.

Interrupts are controlled by the interrupt controller. There are a total of 51 interrupt sources, comprising nine external interrupts from the external pins (NMI, $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ7}}$), and 42 internal interrupts from on-chip supporting modules. A separate vector number is assigned to each interrupt.


Interrupt Control

Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).


The interrupt controller controls interrupts on the basis of the control mode set by the INTM1 and INTM0 bits, the interrupt priorities set by interrupt priority register (IPR), and the masking conditions set by the I bit in CCR and bits I2 to I0 in EXR.

NMI is the highest-priority interrupt, and is always accepted.

Block Diagram of Interrupt Controller



Interrupt Control Mode	SYSCR		Priority Setting Registers	Interrupt Mask Bits	Description
	INTM1	INTM0			
0	0	0	—	I	Interrupt mask control is performed by the I bit.
1*		1	—	—	—
2	1	0	IPR	I2 to I0	8-level interrupt mask control is performed by bits I2 to I0. 8 priority levels can be set with IPR.
3*		1	—	—	—



Interrupt Sources, Vector Addresses, and Interrupt Priorities

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*		IPR	Priority
			Normal Mode	Advanced Mode		
NMI	External pin	7	H'000E	H'001C		High
IRQ0		16	H'0020	H'0040	IPRA6–IPRA4	
IRQ1		17	H'0022	H'0044	IPRA2–IPRA0	
IRQ2		18	H'0024	H'0048	IPRB6–IPRB4	
IRQ3		19	H'0026	H'004C		
IRQ4		20	H'0028	H'0050	IPRB2–IPRB0	
IRQ5		21	H'002A	H'0054		
IRQ6		22	H'002C	H'0058	IPRC6–IPRC4	
IRQ7		23	H'002E	H'005C		
SWDTEND (software activation interrupt end)	DTC	24	H'0030	H'0060	IPRC2–IPRC0	
WOVI (interval timer)	Watchdog timer	25	H'0032	H'0064	IPRD6–IPRD4	
CMI (compare-match)	Refresh controller	26	H'0034	H'0068	IPRD2–IPRD0	
ADI (A/D conversion end)	A/D	28	H'0038	H'0070	IPRE2–IPRE0	
TGI0A (TGR0A input capture/compare-match)	TPU channel 0	32	H'0040	H'0080	IPRF6–IPRF4	
TGI0B (TGR0B input capture/compare-match)		33	H'0042	H'0084		
TGI0C (TGR0C input capture/compare-match)		34	H'0044	H'0088		
TGI0D (TGR0D input capture/compare-match)		35	H'0046	H'008C		
TCI0V (overflow 0)		36	H'0048	H'0090		
TGI1A (TGR1A input capture/compare-match)	TPU channel 1	40	H'0050	H'00A0	IPRF2–IPRF0	
TGI1B (TGR1B input capture/compare-match)		41	H'0052	H'00A4		
TCI1V (overflow 1)		42	H'0054	H'00A8		
TCI1U (underflow 1)		43	H'0056	H'00AC		
TGI2A (TGR2A input capture/compare-match)	TPU channel 2	44	H'0058	H'00B0	IPRG6–IPRG4	
TGI2B (TGR2B input capture/compare-match)		45	H'005A	H'00B4		
TCI2V (overflow 2)		46	H'005C	H'00B8		
TCI2U (underflow 2)		47	H'005E	H'00BC		Low

Note: * Lower 16 bits of the start address.

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*		IPR	Priority
			Normal Mode	Advanced Mode		
TGI3A (TGR3A input capture/compare-match)	TPU channel 3	48	H'0060	H'00C0	IPRG2–IPRG0	<div>↑</div> <div>High</div>
TGI3B (TGR3B input capture/compare-match)		49	H'0062	H'00C4		
TGI3C (TGR3C input capture/compare-match)		50	H'0064	H'00C8		
TGI3D (TGR3D input capture/compare-match)		51	H'0066	H'00CC		
TCI3V (overflow 3)		52	H'0068	H'00D0		
TGI4A (TGR4A input capture/compare-match)	TPU channel 4	56	H'0070	H'00E0	IPRH6–IPRH4	
TGI4B (TGR4B input capture/compare-match)		57	H'0072	H'00E4		
TCI4V (overflow 4)		58	H'0074	H'00E8		
TCI4U (underflow 4)		59	H'0076	H'00EC		
TGI5A (TGR5A input capture/compare-match)	TPU channel 5	60	H'0078	H'00F0	IPRH2–IPRH0	
TGI5B (TGR5B input capture/compare-match)		61	H'007A	H'00F4		
TCI5V (overflow 5)		62	H'007C	H'00F8		
TCI5U (underflow 5)		63	H'007E	H'00FC		
DEND0A (channel 0/channel 0A transfer end)	DMAC	72	H'0090	H'0120	IPRJ6–IPRJ4	
DEND0B (channel 0B transfer end)		73	H'0092	H'0124		
DEND1A (channel 1/channel 1A transfer end)		74	H'0094	H'0128		
DEND1B (channel 1B transfer end)		75	H'0096	H'012C		
ERI0 (receive error 0)	SCI channel 0	80	H'00A0	H'0140	IPRJ2–IPRJ0	
RXI0 (reception completed 0)		81	H'00A2	H'0144		
TXI0 (transmit data empty 0)		82	H'00A4	H'0148		
TEI0 (transmission end 0)		83	H'00A6	H'014C		
ERI1 (receive error 1)	SCI channel 1	84	H'00A8	H'0150	IPRK6–IPRK4	
RXI1 (reception completed 1)		85	H'00AA	H'0154		
TXI1 (transmit data empty 1)		86	H'00AC	H'0158		
TEI1 (transmission end 1)		87	H'00AE	H'015C		
						Low

Note: * Lower 16 bits of the start address

2.10 Operating Modes

The H8S/2351 supports seven operating modes, while the H8S/2350 supports three operating modes. These modes enable selection of the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus width setting, by setting the mode pins (MD₂ to MD₀).

Normal Modes (Modes 1 to 3)

Mode 1 (Expansion Mode with On-Chip ROM Disabled): The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is disabled, and 8-bit bus mode is set immediately after a reset.

Ports B and C function as an address bus, port D functions as a data bus, and part of port F carries bus control signals.

Mode 2 (Expansion Mode with On-Chip ROM Enabled) (H8S/2351 Only): The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is enabled, and 8-bit bus mode is set immediately after a reset.

Ports B and C function as input ports immediately after a reset. They can each be set to output addresses by setting the corresponding bits in the data direction register (DDR) to 1. Port D functions as a data bus, and part of port F carries bus control signals.

The amount of on-chip ROM that can be used is limited to 56 kbytes.

Mode 3 (Single-Chip Mode) (H8S/2351 Only): The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is enabled, but external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

The amount of on-chip ROM that can be used is limited to 56 kbytes.

Advanced Modes (Modes 4 to 7)

Mode 4 (Expansion Mode with On-Chip ROM Disabled): The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Ports A, B and C function as an address bus, ports D and E function as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. However, if 8-bit access is designated by the bus controller for all areas, the bus mode switches to 8 bits.

Mode 5 (Expansion Mode with On-Chip ROM Disabled): The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Ports A, B and C function as an address bus, port D function as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, if at least one area is designated for 16-bit access by the bus controller, the bus mode switches to 16 bits and port E becomes a data bus.

Mode 6 (Expansion Mode with On-Chip ROM Enabled) (H8S/2351 Only): The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled.

Ports A, B and C function as input ports immediately after a reset. They can each be set to output addresses by setting the corresponding bits in the data direction register (DDR) to 1. Port D functions as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas.

Mode 7 (Single-Chip Mode) (H8S/2351 Only): The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled, but external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

Kinds of Operating Mode

MCU Operating Mode	MD2	MD1	MD0	CPU Operating Mode	Description	On-Chip ROM	External Data Bus	
							Initial Width	Max. Width
0	0	0	0	—	—	—	—	—
1			1	Normal	Expanded mode with on-chip ROM disabled	Disabled	8 bits	16 bits
2*		1	0		Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits
3*			1		Single-chip mode		—	—
4	1	0	0	Advanced	Expanded mode with on-chip ROM disabled	Disabled	16 bits	16 bits
5			1				8 bits	16 bits
6*		1	0		Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits
7*			1		Single-chip mode		—	—

Note: * Only applies to the H8S/2351.


2.11 Address Map


This section shows the address map in each operating mode.

The address space is 64 kbytes in mode 1 (normal mode), and 16 Mbytes in modes 4 and 5 (advanced modes).

The on-chip ROM size is 64 kbytes, but only 56 kbytes of on-chip ROM can be used in modes 2 and 3 (normal modes) (H8S/2351 only).

Address Map in Each Operating Mode





In modes 4 to 7 the address space is divided into 8 areas. See section 3.1.1, Area Partitioning, for details.

Section 3 Peripheral Functions


3.1 Bus Controller (BSC)

The bus controller (BSC) manages the external address space divided into eight areas. The bus specifications, such as bus width and number of access states, can be set independently for each area, enabling multiple memories to be connected easily. The bus controller also has a bus arbitration function, and controls the operation of the internal bus masters: the CPU, DMA controller (DMAC), and data transfer controller (DTC).

Features

- Manages external address space in area units
 - In advanced mode, manages the external space as 8 areas of 2-Mbytes
 - In normal mode, manages the external space as a single area
 - Bus specifications can be set independently for each area
 - DRAM/burst ROM interfaces can be set
- Basic bus interface
 - Chip select ($\overline{CS0}$ to $\overline{CS7}$) can be output for areas 0 to 7
 - 8-bit access or 16-bit access can be selected for each area
 - 2-state access or 3-state access can be selected for each area
 - Program wait states can be inserted for each area
- DRAM interface
 - DRAM interface can be set for areas 2 to 5 (in advanced mode)
- Burst ROM interface
 - Burst ROM interface can be set for area 0
- Idle cycle insertion
- Write buffer functions
 - External write, DMAC single-address mode transfer, and internal access can be executed in parallel
- Bus arbitration function
 - Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, and DTC
- Other features
 - Refresh counter (refresh timer) can be used as an interval timer
 - External bus release function

Bus Controller Block Diagram




3.1.1 Area Partitioning

In advanced mode, the bus controller partitions the 16-Mbyte address space into eight areas, 0 to 7, in 2-Mbyte units, and performs bus control for external space in area units. In normal mode, it controls a 64-kbyte access space comprising part of area 0.

Area partitioning is only effective in expanded mode, and has no significance in single-chip mode.

Overview of Area Partitioning



Bus Specifications

The external address space bus specifications consist of three elements: bus width, number of access states, and number of program wait states. The bus width and number of access states for on-chip memory and internal I/O registers are fixed , and are not affected by the bus controller.

Bus specifications can be set as shown below by means of the bus controller control registers.

Bus Specifications for Each Area (Basic Bus Interface)

ABWCR	ASTCR	WCRH, WCRL		Bus Specifications (Basic Bus Interface)		
ABWn	ASTn	Wn1	Wn0	Bus Width	Access States	Program Wait States
0	0	—	—	16	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1			3
1	0	—	—	8	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1			3

Memory Interfaces

The H8S/2350 Series’ memory interfaces comprise (1) a **basic bus interface** that allows direct connection of ROM, SRAM, and so on; (2) a **DRAM interface** that allows direct connection of DRAM; and (3) a **burst ROM interface** that allows direct connection of burst ROM. The interface can be designated independently for each area.


3.1.2 Basic Bus Interface

This interface can be designated for areas 0 to 7. When external address space is accessed, the chip select signal ($\overline{CS0}$ to $\overline{CS7}$) for each area can be output.

In 3-state access space, 0 to 3 program wait states or a pin wait by means of the \overline{WAIT} pin can be inserted.


After a reset, all areas are designated as basic bus interface, 3-state access space (the bus width is determined by the MCU operating mode).

Basic Bus Timing



Note: $n = 0$ to 7

Basic Bus Timing (Word Access to 16-Bit 2-State Access Space)



Note: $n = 0$ to 7

Basic Bus Timing (Word Access to 16-Bit 3-State Access Space)


3.1.3 DRAM Interface

In advanced mode, external space areas 2 to 5 can be designated as DRAM space, and DRAM interfacing performed. With the DRAM interface, DRAM can be directly connected to the H8S/2350 Series. Selectable DRAM space settings are: one area (area 2); two areas (areas 2 and 3); and four areas (areas 2 to 5). In an area designated as DRAM space, the $\overline{\text{CS}}$ pin functions as the $\overline{\text{RAS}}$ pin.


Features

- 2/4/8-Mbyte or 128/256/512-kbyte DRAM space can be set
- Address multiplexing
 - Row address and column address are multiplexed.
 - Selection of 8, 9, or 10 bits as the row address shift size
- Basic timing
 - 4-state basic timing
 - Wait state insertion possible
- DRAM interface
 - 2-CAS line scheme for the control signals required for DRAM byte access
- Burst operation
 - Fast page mode
- Refresh control
 - Selection of CAS-before-RAS refreshing or self-refreshing
 - Can be used as interval timer

DRAM Basic Timing




Basic Access Timing (2-CAS System)



Note: $n = 2 \text{ to } 5$

Byte Access Control Timing (Upper Byte Write Access)




Example of 2-CAS Type DRAM Connection


3.1.4 Burst ROM Interface

External space area 0 can be designated as burst ROM space, and burst ROM space interfacing can be performed. The burst ROM space interface enables 16-bit configuration ROM with burst access capability to be accessed at high speed.

Consecutive burst accesses of a maximum of 4 words or 8 words can be performed for CPU instruction fetches only. One or two states can be selected for burst access.



Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 1)



Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 0)

3.2 DMA Controller (DMAC)

The DMA controller (DMAC) can carry out data transfer on up to 4 channels (channels 0A, 0B, 1A, and 1B). Short address transfer can be performed on each channel independently, and full address transfer is possible by using pairs of channels.

Features

- Selection of short address mode or full address mode


Short address mode

- Maximum of four channels can be used
- Selection of dual address mode or single address mode
- In dual address mode, one of the two addresses, transfer source and transfer destination, is specified as 24 bits and the other as 16 bits
- In single address mode, transfer source or transfer destination address only is specified as 24 bits
- In single address mode, transfer can be performed in one bus cycle
- Selection of sequential mode, idle mode, or repeat mode for dual address mode and single address mode

Full address mode

- Maximum of two channels can be used
 - Transfer source and transfer destination address specified as 24 bits
 - Selection of normal mode or block transfer mode
- 16-Mbyte address space can be specified directly
 - Byte or word can be set as the transfer unit
 - Activation sources: internal interrupt, external request, auto-request (depending on transfer mode)
 - Six 16-bit timer-pulse unit (TPU) compare-match/input capture interrupts
 - Serial communication interface (SCI1, SCI0) transmission complete interrupt, reception complete interrupt
 - A/D converter conversion end interrupt
 - External request
 - Auto-request

DMAC Block Diagram



- Legend
- DMAWER: DMA write enable register
 - DMATCR: DMA terminal control register
 - DMABCR: DMA band control register (for all channels)
 - DMACR: DMA control register
 - MAR: Memory address register
 - IOAR: I/O address register
 - ETCR: Executive transfer counter register

Transfer Modes

The DMAC has the transfer modes shown in the table below. In short address mode, up to four-channel transfer is possible, with channels A and B operating independently. In full address mode, up to two-channel transfer is possible, with channels A and B combined.

Transfer Mode Table


			Address Register Bit Length	
Transfer Mode			Source	Destination
Short address mode	Dual address mode	(1) Sequential mode <ul style="list-style-type: none"> 1-byte or 1-word transfer executed for one transfer request Memory address incremented/decremented by 1 or 2 1 to 65536 transfers (2) Idle mode <ul style="list-style-type: none"> 1-byte or 1-word transfer executed for one transfer request Memory address fixed 1 to 65536 transfers (3) Repeat mode <ul style="list-style-type: none"> 1-byte or 1-word transfer executed for one transfer request Memory address incremented/decremented by 1 or 2 After specified number of transfers (1 to 256), initial state is restored and operation continues 	24/16	16/24
	Single address mode	<ul style="list-style-type: none"> 1-byte or 1-word transfer executed for one transfer request Transfer in 1 bus cycle using $\overline{\text{DACK}}$ pin in place of address specifying I/O Specifiable for modes (1) to (3) 	24/DACK	DACK/24
Full address mode	(4) Normal mode <ul style="list-style-type: none"> Auto-request <ul style="list-style-type: none"> Transfer request retained internally Transfers continue for the specified number of times (1 to 65536) Selection of burst or cycle steal transfer External request <ul style="list-style-type: none"> 1-byte or 1-word transfer executed for one transfer request 1 to 65536 transfers 		24	24
	(5) Block transfer mode <ul style="list-style-type: none"> Specified block size transfer executed for one transfer request 1 to 65536 transfers Either source or destination specifiable as block area Block size: 1 to 256 bytes or words 		24	24

3.2.1 Short Address Mode

There are two kinds of short address mode—dual address mode and single address mode. Each mode includes (1) sequential mode, (2) idle mode, (3) repeat mode, and (4) single address mode.


In short address mode, data transfer can be performed on a maximum of four channels.

Operation in Sequential Mode: One byte or word is transferred per transfer request, and a designated number of these transfers are executed. A CPU or DTC interrupt can be requested on completion of the designated number of transfers. One 24-bit address and one 16-bit address are specified. The transfer direction is programmable.




Operation in Sequential Mode

Operation in Idle Mode: One byte or word is transferred per transfer request, and a designated number of these transfers are executed. A CPU or DTC interrupt can be requested on completion of the designated number of transfers. One 24-bit address and one 16-bit address are specified. The transfer source and transfer destination addresses are fixed. The transfer direction is programmable.



Operation in Idle Mode

Operation in Repeat Mode: One byte or word is transferred per transfer request, and a designated number of these transfers are executed. On completion of the specified number of transfers, address and transfer counter are automatically restored to their original settings and operation continues. No CPU or DTC interrupt is requested. One 24-bit address and one 16-bit address are specified. The transfer direction is programmable.




Operation in Repeat Mode

Section 3 Peripheral Functions

Single Address Mode: One byte or word is transferred per transfer request, and a designated number of these transfers are executed between external memory and an external device. Unlike dual transfer, the source and destination accesses are performed in parallel. Consequently, either the source or the destination is an external device that can be accessed only by a strobe by means of the \overline{DACK} pin. One address is 24 bits, and for the other, the pins are set automatically. The transfer direction is programmable.

Sequential, idle, and repeat modes can also be specified in single address mode.

Single address mode can only be specified for channel B.




Operation in Single Address Mode (When Sequential Mode is Specified)

3.2.2 Full Address Mode

Full address mode includes (5) normal mode and (6) block transfer mode.

In full address mode, data transfer can be performed on a maximum of two channels, with channels A and B combined.

Normal Mode: One byte or word is transferred per transfer request, and a designated number of these transfers are executed. A CPU or DTC interrupt can be requested on completion of the designated number of transfers. Both addresses are 24-bit addresses. There are two transfer requests (activation sources)—an external request and an auto request.



Legend

Address $T_A = L_A$

Address $T_B = L_B$

Address $B_A = L_A + SAIDE \cdot (-1)^{SAID} \cdot (2^{DTSZ} \cdot (N - 1))$

Address $B_B = L_B + DAIDE \cdot (-1)^{DAID} \cdot (2^{DTSZ} \cdot (N - 1))$

Where: L_A = Value set in MARA


L_B = Value set in MARB

N = Value set in ETCRA

Operation in Normal Mode

Section 3 Peripheral Functions

Block Transfer Mode: One block of the specified size is transfer per request, and a designated number of block transfers are executed. At the end of each block transfer, one address is restored to its initial value. When the designated number of blocks have been transferred, a CPU or DTC interrupt can be requested. Both addresses are 24-bit addresses.



Operation in Block Transfer Mode (When BLKDIR = 0: MARB is Block Area)


3.3 Data Transfer Controller (DTC)

The data transfer controller (DTC) is activated by an interrupt or software, and can transfer data without imposing any load on the CPU.

Features

- Transfer possible over any number of channels
 - Transfer information is stored in memory
 - One activation source can trigger a number of data transfers (chain transfer)
- Variety of transfer modes
 - Normal, repeat, and block transfer modes available
 - Incrementing, decrementing, and fixing of source and destination addresses can be selected (destination → destination)
- Direct specification of 16-Mbyte address space possible
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
 - An interrupt request can be issued to the CPU after one data transfer ends
 - An interrupt request can be issued to the CPU after all specified data transfers have ended
- Can be activated by software


DTC Block Diagram



3.3.1 Data Transfer Operation

The DTC reads register information previously stored in memory, and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory.

Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. The DTC can also execute a number of transfers with a single activation (chain transfer).



Flowchart of DTC Operation


DTC Activation Sources

The DTC operates when activated by an interrupt or by a write to the DTC vector register (DTVECR) by software. An interrupt request can be designated as a CPU interrupt source or a DTC activation source.

When an interrupt has been designated a DTC activation source, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities.

Interrupt Sources and DTC Vector Address

The DTC vector address indicates the start address of the register information in memory. The MRA, SAR, MRB, DAR, CRA, and CRB registers are located in that order from the start address of the register information. Locate the register information in the on-chip RAM (addresses H'FFF800 to H'FFFBFF).




Location of DTC Register Information in Address Space

Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*	DTCE	Priority
Write to DTVECR	Software	DTVECR	H'0400+ DTVECR [6:0]<<1	—	High
IRQ0	External pin	16	H'0420	DTCEA7	↑
IRQ1		17	H'0422	DTCEA6	
IRQ2		18	H'0424	DTCEA5	
IRQ3		19	H'0426	DTCEA4	
IRQ4		20	H'0428	DTCEA3	
IRQ5		21	H'042A	DTCEA2	
IRQ6		22	H'042C	DTCEA1	
IRQ7		23	H'042E	DTCEA0	
ADI (A/D conversion end)	A/D	28	H'0438	DTCEB6	
TGI0A (GR0A compare-match/input capture)	TPU channel 0	32	H'0440	DTCEB5	
TGI0B (GR0B compare-match/input capture)		33	H'0442	DTCEB4	
TGI0C (GR0C compare-match/input capture)	TPU channel 1	34	H'0444	DTCEB3	
TGI0D (GR0D compare-match/input capture)		35	H'0446	DTCEB2	
TGI1A (GR1A compare-match/input capture)	TPU channel 2	40	H'0450	DTCEB1	
TGI1B (GR1B compare-match/input capture)		41	H'0452	DTCEB0	
TGI2A (GR2A compare-match/input capture)	TPU channel 3	44	H'0458	DTCEC7	
TGI2B (GR2B compare-match/input capture)		45	H'045A	DTCEC6	
TGI3A (GR3A compare-match/input capture)	TPU channel 4	48	H'0460	DTCEC5	
TGI3B (GR3B compare-match/input capture)		49	H'0462	DTCEC4	
TGI3C (GR3C compare-match/input capture)	TPU channel 5	50	H'0464	DTCEC3	
TGI3D (GR3D compare-match/input capture)		51	H'0466	DTCEC2	
TGI4A (GR4A compare-match/input capture)	DMAC	56	H'0470	DTCEC1	
TGI4B (GR4B compare-match/input capture)		57	H'0472	DTCEC0	
TGI5A (GR5A compare-match/input capture)	SCI channel 0	60	H'0478	DTCED5	
TGI5B (GR5B compare-match/input capture)		61	H'047A	DTCED4	
DMTEND0A (DMAC transfer end 0)	SCI channel 1	72	H'0490	DTCEE7	
DMTEND0B (DMAC transfer end 1)		73	H'0492	DTCEE6	
DMTEND1A (DMAC transfer end 2)	SCI channel 1	74	H'0494	DTCEE5	
DMTEND1B (DMAC transfer end 3)		75	H'0496	DTCEE4	
RXI0 (reception complete 0)	SCI channel 1	81	H'04A2	DTCEE3	
TXI0 (transmit data empty 0)		82	H'04A4	DTCEE2	
RXI1 (reception complete 1)	SCI channel 1	85	H'04AA	DTCEE1	
TXI1 (transmit data empty 1)		86	H'04AC	DTCEE0	Low

Note: * Lower 16 bits of the address.

DTC Operation Timing (Example for Normal and Repeat Modes)



Number of DTC Execution States

Mode	Vector Read I	Register Information Read/Write J	Data Read K	Data Write L	Internal Operations M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	N	N	3

N: Block size (initial setting of CRAH and CRAL)

Number of States Required in Each Execution State

Access To			On- Chip RAM	On- Chip ROM	On-Chip I/O Registers		External Devices		
Bus width			32	16	8	16	8	8	16
Access states			1	1	2	2	2	3	2
Execution state	Vector read	S _I	—	1	—	—	4	6+2m	2
	Register information read/write	S _J	1	—	—	—	—	—	—
	Byte data read	S _K	1	1	2	2	2	3+m	2
	Word data read	S _K	1	1	4	2	4	6+2m	2
	Byte data write	S _L	1	1	2	2	2	3+m	2
	Word data write	S _L	1	1	4	2	4	6+2m	2
	Internal operation	S _M	1	1	1	1	1	1	1

The number of execution states is calculated from the formula below.

Number of execution states = I · S_I + Σ (J · S_J + K · S_K + L · S_L) + M · S_M

Σ indicates the sum of all transfers activated by one activation event (the number in which the CHNE bit is set to 1, plus 1).

3.3.2 Transfer Modes


There are three DTC transfer modes—normal mode, repeat mode, and block transfer mode.

The 24-bit DTC source address register (SAR) designates the DTC transfer source address and the 24-bit destination address register (DAR) designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Transfer Mode	Activation Source	Address Registers	
		Transfer Source	Transfer Destination
<ul style="list-style-type: none">• Normal mode<ul style="list-style-type: none">— One transfer request transfers one byte or one word— Memory addresses are incremented or decremented by 1 or 2— Up to 65,536 transfers possible• Repeat mode<ul style="list-style-type: none">— One transfer request transfers one byte or one word— Memory addresses are incremented or decremented by 1 or 2— After the specified number of transfers (1 to 256), the initial state resumes and operation continues• Block transfer mode<ul style="list-style-type: none">— One transfer request transfers a block of the specified size— Block size is from 1 to 256 bytes or words— Up to 65,536 transfers possible— A block area can be designated at either the source or destination	<ul style="list-style-type: none">• IRQ• TPU TGI• SCI TXI or RXI• A/D converter ADI• DMAC DEND• Software	24 bits	24 bits

Operation in Normal Mode


In normal mode, one operation transfers one byte or one word of data. From 1 to 65,536 transfers can be specified. When the specified number of transfers have ended, a CPU interrupt can be requested.



Operation in Normal Mode

Operation in Repeat Mode

In repeat mode, one operation transfers one byte or one word of data. From 1 to 256 transfers can be specified. When the specified number of transfers have ended, the initial settings are restored and transfer is repeated. A CPU interrupt is not requested.




Operation in Repeat Mode

Operation in Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is specified as a block area. The block size is 1 to 256. When the transfer of one block ends, the initial setting of the address register specified in the block area is restored. The other address register is incremented, decremented, or left fixed.

From 1 to 65,536 transfers can be specified. When the specified number of transfers have ended, a CPU interrupt can be requested.



Operation in Block Transfer Mode

3.4 16-Bit Timer Pulse Unit (TPU)

The 16-bit timer pulse unit (TPU) that comprises six 16-bit timer channels. The TPU can provide up to 16 kinds of pulse input/output.

The TPU can perform PWM output, pulse width measurement, and two-phase encoder processing, and can activate the data transfer controller (DTC) and DMA controller (DMAC). It can also generate a programmable pulse generator (PPG) output trigger and A/D converter start trigger.


Features

- Maximum 16 pulse input/outputs
 - A total of 16 timer general registers (TGRs) are provided (four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5), each of which can be set independently as an output compare/input capture register
- Selection of eight counter input clocks for each channel
 - Internal clocks: ϕ , $\phi/4$, $\phi/16$, $\phi/64$, $\phi/256$, $\phi/1024$, $\phi/4096$
 - External clocks: TCLKA, TCLKB, TCLKC, TCLKD
- The following operations can be set for each channel:
 - Waveform output at compare-match: Selection of 0, 1, or toggle output
 - Input capture function: Selection of rising edge, falling edge, or both edge detection
 - Counter clear operation: Counter clearing possible by compare-match or input capture
 - Synchronous operation:
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare-match and input capture possible
 - Simultaneous input/output possible for each register by counter synchronous operation
 - PWM mode:
 - Any PWM output duty can be set
 - Maximum 15-phase PWM output possible by combination with synchronous operation
- Buffer operation settable for channels 0 and 3
 - Input capture register double-buffering possible
 - Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
 - Two-phase encoder pulse up/down-count possible

Section 3 Peripheral Functions

- Cascaded operation
 - Channel 2 (channel 5) input clock operates as 32-bit counter by setting channel 1 (channel 4) overflow/underflow
- Fast access via internal 16-bit bus
 - Fast access is possible via a 16-bit bus interface
- 26 interrupt sources
 - For channels 0 and 3, four compare-match/input capture dual-function interrupts and one overflow interrupt can be requested independently
 - For channels 1, 2, 4, and 5, two compare-match/input capture dual-function interrupts, one overflow interrupt, and one underflow interrupt can be requested independently
- Automatic transfer of register data
 - Block transfer, one-word transfer, and one-byte transfer possible by data transfer controller (DTC) or DMA controller (DMAC) activation
- Programmable pulse generator (PPG) output trigger can be generated
 - Channel 0 to 3 compare-match/input capture signals can be used as a PPG output trigger
- A/D converter conversion start trigger can be generated
 - Channel 0 to 5 compare-match A/input capture A signals can be used as an A/D converter conversion start trigger

TPU Block Diagram



Interrupt Sources and Data Transfer Controller (DTC) and DMA Controller (DMAC) Activation

TPU Interrupts

Channel	Interrupt Source	Description	DMAC Activation	DTC Activation	Priority
0	TGI0A	TGR0A input capture/compare-match	Possible	Possible	<div>High</div> <div>↑</div> <div>Low</div>
	TGI0B	TGR0B input capture/compare-match	Not possible	Possible	
	TGI0C	TGR0C input capture/compare-match	Not possible	Possible	
	TGI0D	TGR0D input capture/compare-match	Not possible	Possible	
	TCI0V	TCNT0 overflow	Not possible	Not possible	
1	TGI1A	TGR1A input capture/compare-match	Possible	Possible	
	TGI1B	TGR1B input capture/compare-match	Not possible	Possible	
	TCI1V	TCNT1 overflow	Not possible	Not possible	
	TCI1U	TCNT1 underflow	Not possible	Not possible	
2	TGI2A	TGR2A input capture/compare-match	Possible	Possible	
	TGI2B	TGR2B input capture/compare-match	Not possible	Possible	
	TCI2V	TCNT2 overflow	Not possible	Not possible	
	TCI2U	TCNT2 underflow	Not possible	Not possible	
3	TGI3A	TGR3A input capture/compare-match	Possible	Possible	
	TGI3B	TGR3B input capture/compare-match	Not possible	Possible	
	TGI3C	TGR3C input capture/compare-match	Not possible	Possible	
	TGI3D	TGR3D input capture/compare-match	Not possible	Possible	
	TCI3V	TCNT3 overflow	Not possible	Not possible	
4	TGI4A	TGR4A input capture/compare-match	Possible	Possible	
	TGI4B	TGR4B input capture/compare-match	Not possible	Possible	
	TCI4V	TCNT4 overflow	Not possible	Not possible	
	TCI4U	TCNT4 underflow	Not possible	Not possible	
5	TGI5A	TGR5A input capture/compare-match	Possible	Possible	
	TGI5B	TGR5B input capture/compare-match	Not possible	Possible	
	TCI5V	TCNT5 overflow	Not possible	Not possible	
	TCI5U	TCNT5 underflow	Not possible	Not possible	

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Operation

Normal Operation: Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, synchronous counting, and external event counting. Each TGR can be used as an input capture register or output compare register.

Buffer Operation

- When TGR is an output compare register

When a compare-match occurs, the value in the buffer register for the relevant channel is transferred to TGR.


- When TGR is an input capture register

When input capture occurs, the value in TCNT is transfer to TGR and the value previously held in TGR is transferred to the buffer register.

Waveform Output by Compare-Match


0, 1, or toggle output can be selected.

Example of 0 Output/1 Output Operation: In this example, TCNT has been designated as a free-running counter, and settings have been made so that 0 is output by compare-match A, and 1 is output by compare-match B.



Example of 0 Output/1 Output Operation

Example of Toggle Output: In this example, settings have been made so that TCNT counter clearing is performed by compare-match B, and output is toggled by both by compare-match A and compare-match B.



Example of Toggle Output Operation

PWM Modes


In PWM mode, PWM waveforms are output from the output pins. There are two PWM modes—PWM mode 1 with a maximum of 8-phase pulse output, and PWM mode 2 with a maximum of 15-phase pulse output.

PWM Mode 1: PWM output is generated by pairing TGRA with TGRB and TGRC with TGRD.

In PWM mode 1, a maximum 8-phase PWM output is possible.

- Example of operation in PWM mode 1

In this example, TGRA compare-match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 output is set as the TGRB output value. In this case, the value set in TGRA is the cycle, and the value set in TGRB is the duty.




Operation in PWM Mode 1

PWM Mode 2: PWM output is generated using one TGR register as the cycle register and the others as duty registers. In PWM mode 2, a maximum 15-phase PWM output is possible by combined use with synchronous operation.

- Example of operation in PWM mode 2

In this example, synchronous operation is designated for channels 0 and 1, TGR1B compare-match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers, to output a 5-phase PWM waveform. In this case, the value set in TGR1B is the cycle, and the value set in the other TGR registers is the duty.



Operation in PWM Mode 2


Input Capture Operation

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the input edge.

- Example of input capture operation

In this example both rising and falling edges have been selected as the TIOCA pin input edge, falling edge has been selected as the TIOCB pin input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Input Capture Operation

Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT operates as an up/down-counter. There are four modes (phase counting modes 1 to 4) with different setting conditions. These modes can be set for channels 1, 2, 4, and 5.

Example of Operation in Phase Counting Mode 1



Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Phase Counting Mode			
		1	2	3	4
High level		Up-count	—	—	Up-count
Low level					
	Low level				—
	High level		Up-count	Up-count	
High level		Down-count	—	Down-count	Down-count
Low level				—	
	High level				—
	Low level		Down-count		

Legend


- : Rising edge
- : Falling edge
- : Don't care

Buffer Operation

Buffer operation, provided for channels 0 and 3, enables TGR0C and TGR0D to be used as buffer registers.

- Example of buffer operation (1) (When TGR is an output compare register)


In this example, PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGR0C. The settings used are TCNT clearing by a compare-match B, 1 output at compare-match A, and 0 output at compare-match B. When a compare-match A occurs, the output is changed and the value in buffer register TGR0C is simultaneously transferred to timer general register TGRA.



Example of Buffer Operation (1) (When TGR Is an Output Compare Register)

- Example of buffer operation (2) (When TGR is an input capture register)

In this example, TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC. Counter clearing by TGRA input capture has been set for TCNT, and detection of both rising and falling edges has been selected for the TIOCA pin. When the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Example of Buffer Operation (2) (When TGR Is an Input Capture Register)

Cascading

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter. Channels 1 and 2, and channels 4 and 5, can be cascaded.

- Example of cascaded operation

In this example, counting upon TCNT2 overflow/underflow has been set for TCNT1, TGR1A and TGR2A have been designated as input capture registers, and TIOC pin rising edge detection has been selected. When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TGR1A, and the lower 16 bits to TGR2A.



Example of Cascaded Operation (32-Bit Input Capture Operation)

Synchronous Operation

When synchronous operation is designated for a channel, TCNT for that channel performs synchronous presetting and clearing. That is, when TCNT for a channel designated for synchronous operation is rewritten, the TCNT counters for the other channels are also rewritten at the same time. When any clearing condition occurs, the TCNT counters for the other channels are also cleared simultaneously.


3.5 Programmable Pulse Generator (PPG)

The programmable pulse generator (PPG) can handle up to 16 outputs simultaneously, using a signal from the 16-bit timer-pulse unit (TPU) as input.

Features

- 16-bit output data
 - Maximum 16-bit data can be output, and pulse output can be enabled on a bit-by-bit basis.
- Four output groups
 - Output trigger signals can be selected in 4-bit groups to provide up to four different 4-bit outputs.
- Selectable output trigger signals
 - Output trigger signals can be selected for each group from the compare-match signals of four TPU channels.
- Non-overlap mode
 - A non-overlap margin can be provided between pulse outputs.
- Can operate together with the data transfer controller (DTC) and DMA controller (DMAC)
 - The compare-match signals selected as trigger signals can activate the DTC or DMAC for sequential output of data without CPU intervention.
- Settable inverted output
 - Inverted data can be output for each group.

PPG Block Diagram




Example of Four-Phase Complementary Non-Overlapping Output

In this example, pulse output is used for four-phase complementary non-overlapping pulse output.

When a TGRB compare-match occurs, outputs change from 1 to 0. When a TGRA compare-match occurs, outputs change from 0 to 1. Set the non-overlap margin in the TPU TGRA for which the output trigger is selected, and set the cycle in TGRB.

If the DTC or DMAC is set for activation by a TGIA interrupt, pulse output can be performed without imposing a load on the CPU.



Example of Non-Overlapping Pulse Output (Four-Phase Complementary Non-Overlapping)


3.6 Watchdog Timer

The H8S/2350 Series can perform system monitoring using its watchdog timer (WDT). When not used as a watchdog timer, this module can be used as an interval timer.

Features


- Selection of eight counter clock sources
 - $\phi/2$, $\phi/64$, $\phi/128$, $\phi/512$, $\phi/2048$, $\phi/8192$, $\phi/32768$, $\phi/131072$
- Can be used as an interval timer
- $\overline{\text{WDTOVF}}$ signal output in watchdog timer mode
 - When the counter overflows, the WDT outputs $\overline{\text{WDTOVF}}$ signal externally. It is possible to select whether or not the entire chip is reset at the same time. Power-on reset or manual reset can be selected as the internal reset.
- Interrupt generation in interval timer mode
 - When the counter overflows, the WDT generates an interval timer interrupt.

Watchdog Timer Block Diagram




Watchdog Timer Operation

The example below shows this module used as a watchdog timer. The timer counter (TCNT) starts counting up using the specified clock.



Interval Timer Operation

The example below shows this module used as an interval timer. The timer counter (TCNT) starts counting up using the specified clock, and an interval timer request (WOVI) is generated each time TCNT overflows. This function can be used to generate interrupt requests at regular intervals.




3.7 Serial Communication Interface (SCI)

The H8S/2350 Series is equipped with a two-channel serial communication interface (SCI). All two channels have the same functions, and can handle both asynchronous and synchronous serial communication. A function is also provided for serial communication between processors (multiprocessor communication function).

Features

- Selection of synchronous or asynchronous serial communication mode
- Full-duplex communication capability
- Data register double-buffering enables continuous transmission/reception
- On-chip dedicated baud rate generator allows any bit rate to be selected
- Selection of internal clock from baud rate generator or external clock input (SCK pin) as serial clock source
- Detection of three receive errors
 - Overrun errors, framing errors, and parity errors can be detected
- Break detection
- Four interrupt sources
 - Four interrupt sources—transmit data empty, transmission end, receive data full, and receive error—that can issue requests independently:
 - The transmit data empty interrupt and receive data full interrupt can activate the DMA controller (DMAC) or data transfer controller (DTC) to execute data transfer
- Built-in multiprocessor communication function
- Choice of LSB-first or MSB-first transfer
 - Can be selected regardless of the communication mode (except in case of asynchronous mode 7 bit data)

SCI Block Diagram



SCI Block Diagram (One Channel)

SCI Interrupt Sources

Channel	Interrupt Source	Description	DTC Activation	DMAC Activation	Priority*
0	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	Not possible	High ↑
	RXI	Interrupt due to receive data full (RDRF)	Possible	Possible	
	TXI	Interrupt due to transmit data empty (TDRE)	Possible	Possible	
	TEI	Interrupt due to transmission end (TEND)	Not possible	Not possible	
1	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	Not possible	Low ↓
	RXI	Interrupt due to receive data full (RDRF)	Possible	Possible	
	TXI	Interrupt due to transmit data empty (TDRE)	Possible	Possible	
	TEI	Interrupt due to transmission end (TEND)	Not possible	Not possible	

Note: * This table shows the initial state immediately after a reset. Relative priorities among channels can be changed by means of interrupt controller.

3.7.1 SCI Asynchronous Mode

There are two SCI operating modes—asynchronous mode and synchronous mode. Asynchronous mode is described here.

Asynchronous mode is a serial communication mode in which synchronization is achieved character by character basis, using a start bit and one or two stop bits.

Features

- Twelve serial data transfer formats
 - Data length: 7 or 8 bits
 - Stop bit length: 1 or 2 bits
 - Parity: Even/odd/none
 - Multiprocessor bit: 1 or 0
- Selection of internal baud rate generator or external clock from SCK pin as clock source
- Transmit/receive clock can be output from SCK pin
- Break detection capability
 - Break can be detected by reading the RxD pin level directly in case of a framing error
- Multiprocessor communication capability

Transfer Format and Frame Length in Asynchronous Communication

SMR Settings				Serial Transmit/Receive Format and Frame Length											
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S	8-bit data								STOP		
0	0	0	1	S	8-bit data								STOP	STOP	
0	1	0	0	S	8-bit data								P	STOP	
0	1	0	1	S	8-bit data								P	STOP	STOP
1	0	0	0	S	7-bit data							STOP			
1	0	0	1	S	7-bit data							STOP	STOP		
1	1	0	0	S	7-bit data							P	STOP		
1	1	0	1	S	7-bit data							P	STOP	STOP	
0	—	1	0	S	8-bit data								MPB	STOP	
0	—	1	1	S	8-bit data								MPB	STOP	STOP
1	—	1	0	S	7-bit data							MPB	STOP		
1	—	1	1	S	7-bit data							MPB	STOP	STOP	

Legend
S: Start bit
STOP: Stop bit
P: Parity bit
MPB: Multiprocessor bit

Multiprocessor Communication Function

A multiprocessor format, in which a multiprocessor bit is added to the transfer data, can be used for serial communication, enabling data transfer to be performed among a number of processors.

The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 1 MPB (multiprocessor bit) added. It then sends transmit data as data with a 0 MPB added.

Receiving stations skip data until data with a 1 MPB is received. Each receiving station then compares that data with its own ID. The station whose ID matches then continues with reception, and accepts data. Stations whose ID does not match continue to skip the data until data with a 1 MPB is sent again.


3.7.2 SCI Synchronous Communication

There are two SCI operating modes—asynchronous mode and synchronous mode. Synchronous mode is described here.


In synchronous mode, data is transmitted or received in synchronization with clock pulses, making it suitable for high-speed serial communication.

- Data length: 8 bits per character
- Overrun error detection
- Selection of internal baud rate generator or external clock from SCK pin as transmit/receive clock source
- Choice of LSB-first or MSB-first Transfer
- Communication is possible with chips provided with a synchronous mode, such as the H8 Series, HD64180, and HD6301

When the internal baud rate generator is selected, the SCK pin is automatically set to output mode, and outputs eight synchronization clock pulses.



Example of Inter-Processor Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)



Note: * High except in continuous transfer

Data Format in Synchronous Communication

Sample BRR Settings for Various Bit Rates (Synchronous Mode)

Bit Rate (bit/s)	ø (MHz)											
	2		4		8		10		16		20	
	n	N	n	N	n	N	n	N	n	N	n	N
110	3	70	—	—	—	—	—	—	—	—	—	—
250	2	124	2	249	3	124	—	—	3	249	—	—
500	1	249	2	124	2	249	—	—	3	124	—	—
1 k	1	124	1	249	2	124	—	—	2	249	—	—
2.5 k	0	199	1	99	1	199	1	249	2	99	2	124
5 k	0	99	0	199	1	99	1	124	1	199	1	249
10 k	0	49	0	99	0	199	0	249	1	99	1	124
25 k	0	19	0	39	0	79	0	99	0	159	0	199
50 k	0	9	0	19	0	39	0	49	0	79	0	99
100 k	0	4	0	9	0	19	0	24	0	39	0	49
250 k	0	1	0	3	0	7	0	9	0	15	0	19
500 k	0	0*	0	1	0	3	0	4	0	7	0	9
1 M			0	0*	0	1	—	—	0	3	0	4
2.5 M					—	—	0	0*	—	—	0	1
5 M									—	—	0	0*

Note: As far as possible, the setting should be made so that the error is no more than 1%.

The BRR setting is found from the following formula:

$$N = \frac{\varnothing}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Section 3 Peripheral Functions

- Legend
- Blank: Cannot be set.
- : Can be set, but there will be a degree of error.
- * Continuous transfer is not possible.
- N: Baud rate generator setting ($0 \leq N \leq 255$)
- ø: Operating frequency (MHz)
- B: Bit rate (bit/s)
- n: Baud rate generator input clock ($n = 0$ to 3)

See the table below for the relation between n and the clock.

n	Clock
0	ø
1	ø/4
2	ø/16
3	ø/64


3.8 Smart Card Interface

The SCI supports a smart card interface as an IC card interface serial communication function conforming to ISO/IEC7816-3 (Identification Card).

Features

- Asynchronous mode
 - Data length: 8 bits
 - Parity bit generation and checking
 - Transmission of error signal (parity error) in receive mode
 - Error signal detection and automatic data retransmission in transmit mode
 - Direct convention and inverse convention both supported
- Internal baud rate generator allows any bit rate to be selected
- Three interrupt sources
 - Three interrupt sources—transmit data empty, receive data full, and transmit/receive error—that can issue requests independently
 - The transmit data empty interrupt and receive data full interrupt can activate the DMA controller (DMAC) or data transfer controller (DTC) to execute data transfer


Smart Card Interface Block Diagram



Outline of Operation


- Only asynchronous communication is supported, with one frame consisting of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for transfer of one bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for a 1 etu period 10.5 etu after the start bit.
- If the error signal is sampled during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer.

Schematic Connection Diagram



Schematic Diagram of Smart Card Interface Pin Connections

Data Format



Smart Card Interface Data Format


3.9 A/D Converter

The H8S/2350 Series has an on-chip A/D converter with 10-bit precision. Analog signals can be input on up to eight channels by the program.

Features

- 10-bit resolution
- Eight input channels
- Settable analog conversion voltage range
 - Conversion of analog voltages from 0 V to V_{ref} , with the reference voltage pin (V_{ref}) as the analog reference voltage
- High-speed conversion
 - Minimum conversion time:
6.7 μs per channel (at 20 MHz operation)
- Selection of single mode or scan mode
 - Single mode: A/D conversion of one channel
 - Scan mode: continuous conversion on one to four channels
- Three kinds of conversion start
 - Selection of software or timer conversion start trigger (TPU), or $\overline{\text{ADTRG}}$ pin
- Four data registers
 - Conversion results held in a data register for each channel
- Sample and hold function
- A/D conversion end interrupt generation
 - A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion

A/D Converter Block Diagram



Input Channel Setting

Eight-channel analog input is performed by means of the scan mode bit (SCAN) and channel select bits (CH2 to CH0) in ADCSR.

Bit 2	Bit 1	Bit 0	Description	
CH2	CH1	CH0	Single mode (SCAN = 0)	Scan mode (SCAN = 1)
0	0	0	AN0 (initial value)	AN0
		1	AN1	AN0 to AN1
	1	0	AN2	AN0 to AN2
		1	AN3	AN0 to AN3
1	0	0	AN4	AN4
		1	AN5	AN4 to AN5
	1	0	AN6	AN4 to AN6
		1	AN7	AN4 to AN7

Operation

The successive comparison method is used for A/D conversion, with a 10-bit resolution. There are two operating modes—single or scan.

Single Mode: Single mode is selected when A/D conversion is to be performed on a single channel only.

A/D conversion is started when the ADST bit is set to 1, according to the specified conversion start condition.

On completion of conversion, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.

Scan Mode: Scan mode is selected when A/D conversion is to be performed repeatedly on a number of channels.

Once the ADST bit is set to 1 according to the specified conversion start condition, A/D conversion is performed repeatedly on the selected channel until the ADST bit is cleared to 0 by software.

An ADI interrupt request can be generated on completion of the first conversion operation for all the selected input channels.

3.10 D/A Converter

The H8S/2350 Series has an on-chip D/A converter with 8-bit precision. Analog signals can be output on up to two channels by the program.

Features

- Eight-bit resolution
- Two output channels
- Maximum conversion time of 10 μ s (with 20 pF load capacitance)
- Output voltage of 0 V to V_{ref}
- D/A output hold function in software standby mode


Operation

D/A converter operation is enabled by setting the D/A output enable bit to 1. While this bit is set to 1, DADR contents are constantly converted and output to the corresponding pin.

The output value is:

$$\frac{\text{DADR contents}}{256} \times V_{\text{ref}}$$

D/A Converter Block Diagram



Block Diagram of D/A Converter

3.11 I/O Ports

The H8S/2350 Series has twelve I/O ports (ports 1, 2, 3, 5, 6, and A to G), and one input-only port (port 4). The ports also function as bus control pins and on-chip supporting module I/O pins.

Each port includes a data direction register (DDR) that controls input/output, a data register (DR) that stores output data, and a port register (PORT) used to read the pin states.

In addition to DDR and DR, ports A to E also have a MOS input pull-up control register (PCR) to control the on/off state of MOS pull-up.*

Port Functions in Each Operating Mode

Port Functions

Port	Description	Pins	Mode 1	Mode 2*	Mode 3*	Mode 4	Mode 5	Mode 6*	Mode 7*
Port 1	<ul style="list-style-type: none"> 8-bit I/O port 	P1 ₇ /PO15/TIOCB2/ TLCKD P1 ₆ /PO14/TIOCA2 P1 ₅ /PO13/TIOCB1/ TLCKC P1 ₄ /PO12/TIOCA1 P1 ₃ /PO11/TIOCD0/ TLCKB P1 ₂ /PO10/TIOCC0/ TLCKA P1 ₁ /PO9/TIOCB0/ DACK1 P1 ₀ /PO8/TIOCA0/ DACK0	8-bit I/O port multiplexed as DMA controller output pins (DACK0 and DACK1), TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, TIOCB2) and PPG output pins (PO15 to PO8)						
Port 2	<ul style="list-style-type: none"> 8-bit I/O port Schmitt-triggered input 	P2 ₇ /PO7/TIOCB5 P2 ₆ /PO6/TIOCA5 P2 ₅ /PO5/TIOCB4 P2 ₄ /PO4/TIOCA4 P2 ₃ /PO3/TIOCD3 P2 ₂ /PO2/TIOCC3 P2 ₁ /PO1/TIOCB3 P2 ₀ /PO0/TIOCA3	8-bit I/O port multiplexed as TPU I/O pins (TIOCA3, TIOCB3, TIOCC3, TIOCD3, TIOCA4, TIOCB4, TIOCA5, TIOCB5), and PPG output pins (PO7 to PO0)						
Port 3	<ul style="list-style-type: none"> 6-bit I/O port Open-drain output capability 	P3 ₅ /SCK1 P3 ₄ /SCK0 P3 ₃ /RxD1 P3 ₂ /RxD0 P3 ₁ /TxD1 P3 ₀ /TxD0	6-bit I/O port multiplexed as SCI (channels 0 and 1) I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, SCK1)						

Note: * Only applies to the H8S/2351.

Section 3 Peripheral Functions

Port	Description	Pins	Mode 1	Mode 2*	Mode 3*	Mode 4	Mode 5	Mode 6*	Mode 7*
Port 4	• 8-bit I/O port	P4 ₇ /AN7/DA1 P4 ₆ /AN6/DA0 P4 ₅ /AN5 P4 ₄ /AN4 P4 ₃ /AN3 P4 ₂ /AN2 P4 ₁ /AN1 P4 ₀ /AN0	8-bit input port multiplexed as A/D converter analog inputs (AN7 to AN0) and D/A converter analog outputs (DA1 and DA0)						
Port 5	• 4-bit I/O port	P5 ₃ /ADTRG P5 ₂ P5 ₁ P5 ₀	4-bit I/O port multiplexed as A/D converter input pin (ADTRG)						
Port 6	• 8-bit I/O port • Schmitt-triggered input (P6 ₄ to P6 ₇)	P6 ₇ /IRQ3/CS7 P6 ₆ /IRQ2/CS6 P6 ₅ /IRQ1 P6 ₄ /IRQ0 P6 ₃ /TEND1 P6 ₂ /DREQ1 P6 ₁ /TEND0/CS5 P6 ₀ /DREQ0/CS4	8-bit I/O port multiplexed as DMA controller I/O pins (DREQ0, TEND0, DREQ1, TEND1) and interrupt input pins (IRQ0 to IRQ3)			8-bit I/O port multiplexed as DMA controller I/O pins (DREQ0, TEND0, DREQ1, TEND1), bus control output pins (CS4 to CS7), and interrupt input pins (IRQ0 to IRQ3)		8-bit I/O port multiplexed as interrupt input pins (IRQ0 to IRQ3)	
Port A	• 8-bit I/O port • Built-in MOS input pull-up* • Open-drain output capability • Schmitt-triggered input (PA ₄ to PA ₇)	PA ₇ /A ₂₃ /IRQ7 PA ₆ /A ₂₂ /IRQ6 PA ₅ /A ₂₁ /IRQ5	Multiplexed as I/O port and interrupt input pins (IRQ7 to IRQ4)			When DDR = 0 (after reset): multiplexed as input port and interrupt input pins (IRQ7 to IRQ5) When DDR = 1: address output		When DDR = 0 (after reset): multiplexed as input port and interrupt input pins (IRQ7 to IRQ4) When DDR = 1: address output	
		PA ₄ /A ₂₀ /IRQ4				Address output		When DDR = 1: address output	
		PA ₃ /A ₁₉ to PA ₀ /A ₁₆	I/O port			Address output		When DDR = 0 (after reset): input port When DDR = 1: address output	
Port B	• 8-bit I/O port • Built-in MOS input pull-up*	PB ₇ /A ₁₅ to PB ₀ /A ₈	Address output	When DDR = 0 (after reset): input port When DDR = 1: address output	I/O port	Address output		When DDR = 0 (after reset): input port When DDR = 1: address output	I/O port

Note: * Only applies to the H8S/2351.

Port	Description	Pins	Mode 1	Mode 2*	Mode 3*	Mode 4	Mode 5	Mode 6*	Mode 7*
Port C	<ul style="list-style-type: none"> 8-bit I/O port Built-in MOS input pull-up* 	PC ₇ /A ₇ to PC ₀ /A ₀	Address output	When DDR = 0 (after reset): input port When DDR = 1: address output	I/O port	Address output		When DDR = 0 (after reset): input port When DDR = 1: address output	I/O port
Port D	<ul style="list-style-type: none"> 8-bit I/O port Built-in MOS input pull-up* 	PD ₇ /D ₁₅ to PD ₀ /D ₈	Data bus input/output		I/O port	Data bus input/output			I/O port
Port E	<ul style="list-style-type: none"> 8-bit I/O port Built-in MOS input pull-up* 	PE ₇ /D ₇ to PE ₀ /D ₀	In 8-bit bus mode: I/O port In 16-bit bus mode: data bus input/output		I/O port	In 8-bit bus mode: I/O port In 16-bit bus mode: data bus input/output			I/O port
Port F	<ul style="list-style-type: none"> 8-bit I/O port 	PF ₇ /ø	When DDR = 0: input port When DDR = 1 (after reset): ø output	When DDR = 0 (after reset): input port When DDR = 1: ø output	When DDR = 0: input port When DDR = 1 (after reset): ø output				When DDR = 0 (after reset): input port When DDR = 1: ø output
		PF ₆ /AS PF ₅ /RD PF ₄ /HWR PF ₃ /LWR	AS, RD, HWR, LWR output		I/O port	AS, RD, HWR, LWR output			I/O port
		PF ₂ /LCAS/WAIT/ BREQO	When WAITE = 0 and BREQOE = 0 (after reset): I/O port When WAITE = 1 and BREQOE = 0: WAIT input When WAITE = 0 and BREQOE = 1: BREQO input			When WAITE = 0 and BREQOE = 0 (after reset): I/O port When WAITE = 1 and BREQOE = 0: WAIT input When WAITE = 0 and BREQOE = 1: BREQO output When RMTS2 to RMTS0 = B'001 to B'011, CW2 = 0, and LCASS = 0: LCAS output			
		PF ₁ /BACK PF ₀ /BREQ	When BRLE = 0 (after reset): I/O port When BRLE = 1: BREQ input, BACK output			When BRLE = 0 (after reset): I/O port When BRLE = 1: BREQ input, BACK output			
Port G	<ul style="list-style-type: none"> 5-bit I/O port 	PG ₄ /CS ₀	When DDR = 0* ¹ : input port When DDR = 1* ² (after reset): CS ₀ output		I/O port	When DDR = 0* ¹ : input port When DDR = 1* ² (after reset): CS ₀ output			I/O port
		PG ₃ /CS ₁ PG ₂ /CS ₂ PG ₁ /CS ₃	I/O port			When DDR = 0 (after reset): input port When DDR = 1: CS ₁ , CS ₂ , CS ₃ output			
		PG ₀ /CAS				DRAM space set: CAS output Otherwise (after reset): I/O port			

Notes: * Only applies to the H8S/2351.


1. After a reset in mode 2 or 6.
2. After a reset in mode 1, 4, or 5.

3.12 RAM

The H8S/2350 Series has 2 kbytes of on-chip high-speed static RAM. The on-chip RAM is connected to the CPU by a 16-bit data bus, enabling both byte data and word data to be accessed in one state. This makes it possible to perform fast word data transfer.

The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAME) in the system control register (SYSCR).

Block Diagram of RAM




3.13 ROM (H8S/2351)*

The H8S/2351* has 64 kbytes of on-chip ROM (PROM or mask ROM). The ROM is connected to the CPU by a 16-bit data bus, enabling both byte data and word data to be accessed in one state. This makes possible rapid instruction fetches and high-speed processing.

In normal mode, a maximum of 56 kbytes of ROM can be used.

Block Diagram of ROM



PROM Programming (ZTAT™)

This programming can be done with a PROM programmer set up in the same way as for the HN27C101 EPROM ($V_{PP} = 12.5\text{ V}$). Use of a 120- or 128-pin/32-pin socket adapter enables programming with a commercial PROM programmer. The address range is H'00000 to H'0FFFF. However, page programming is not supported.

Note: * The H8S/2351 is in the planning stage.

Section 4 Power-Down State

4.1 Power-Down State

In addition to the normal program execution state, the H8S/2350 Series has a power-down state in which operation of the CPU and oscillator is halted and power consumption is reduced. The CPU, on-chip peripheral functions, etc., are controlled individually, enabling low-power operation to be achieved. The power-down state includes medium-speed mode, sleep mode, module stop mode, software standby mode, and hardware standby mode.

Medium-Speed Mode: When one or both of the SCK1 and SCK0 bits in the system clock control register (SCKCR) are set to 1, medium-speed mode is entered as soon as the current bus cycle ends. In medium-speed mode, the bus masters—the CPU, DMAC, and DTC—operate on the operating clock ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$) specified by the SCK0 and SCK1 bits. However, on-chip peripheral functions other than the bus masters operate on the high-speed clock (ϕ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi/4$ is selected as the operating clock, on-chip memory is accessed in four states, and internal I/O registers in eight states.

Medium-speed mode is cleared by clearing both the SCK1 and the SCK0 bit to 0. High-speed mode is restored at the end of the current bus cycle.

Sleep Mode: If a SLEEP instruction is executed when the SSBY bit in the system standby register (SBYCR) is cleared to 0, the CPU enters sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are retained. Other peripheral functions do not stop.

Sleep mode is cleared by a reset or any interrupt, and the CPU returns to the normal program execution state via the exception handling state.

Module Stop Mode: Module stop mode can be set for individual on-chip peripheral functions.

When the MSTP bit corresponding to a particular peripheral function in the module stop control register (MSTPCR) is set to 1, operation of the specified module stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating at the end of the bus cycle.

In module stop mode, the internal states of modules other than the SCI and A/D are retained.

After a reset, all modules except the DMAC and DTC are in module stop mode.

Software Standby Mode: If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, software standby mode is entered. In this mode, the CPU, on-chip peripheral functions, and oscillator all stop. However, the contents of the CPU's internal registers, RAM data, and the states of on-chip peripheral functions other than the SCI, A/D and I/O ports are retained.

Software standby mode is cleared by a reset or an external interrupt. After the elapse of the oscillation stabilization time, the program execution mode is restored via the exception handling state.

As the oscillator is stopped in this mode, power consumption is extremely low.

Hardware Standby Mode: When the STBY pin is driven low, a transition is made to hardware standby mode from any state.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in extremely low power consumption. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

Hardware standby mode is cleared by means of the $\overline{\text{STBY}}$ pin and the $\overline{\text{RES}}$ pin. When the $\overline{\text{STBY}}$ pin is driven high while the $\overline{\text{RES}}$ pin is low, the reset state is entered and clock oscillation is started. When the $\overline{\text{RES}}$ pin is subsequently driven high, the program execution state is restored via reset exception handling.

In this mode, as in software standby mode, power consumption is extremely low since the oscillator is stopped.

Operating States

Operating Mode	Transition Condition	Clearing Condition	Oscillator	CPU		Modules		I/O Ports
					Registers		Registers	
High-speed mode	Control register		Functions	High speed	Functions	High speed	Functions	High speed
Medium-speed mode	Control register		Functions	Medium speed	Functions	High/ medium speed*1	Functions	High speed
Sleep mode	Instruction	Interrupt	Functions	Halted	Retained	High speed	Functions	High speed
Module stop mode	Control register		Functions	High/ medium speed	Functions	Halted	Retained/ reset *2	Retained
Software standby mode	Instruction	External interrupt	Halted	Halted	Retained	Halted	Retained/ reset*2	Retained
Hardware standby mode	Pin		Halted	Halted	Undefined	Halted	Reset	High impedance


- Notes: 1. The bus master operates on the medium-speed clock, and other on-chip peripheral functions operate on the high-speed clock.
2. The SCI and A/D are reset, and other on-chip peripheral functions retain their state.

Appendix


Package

Package Outline Dimensions (Unit: mm)


Indication of Geometric Common Difference



Indication of Terminal Precision “y”




Example




When the terminal width b is the maximum dimension, it indicates that a divergence from the true position of the center position of up to 0.12 mm is permitted.

If b is smaller than the maximum dimension, the common difference corresponding to b can be extended.

FP-128



TFP-120



H8S/2350 Series Overview

Publication Date: 1st Edition, November 1996

Published by: Semiconductor and IC Div.
Hitachi, Ltd.

Edited by: Technical Documentation Center
Hitachi Microcomputer System Ltd.

Copyright © Hitachi Ltd., 1996. All rights reserved. Printed in Japan.