## Hitachi 16-Bit Single-Chip Microcomputer

## H8S/2319, H8S/2318 Series, H8S/2319 F-ZTAT<sup>TM</sup>, H8S/2318 F-ZTAT<sup>TM</sup>, H8S/2315 F-ZTAT<sup>TM</sup>

H8S/2319 HD64F2319 H8S/2318 HD6432318, HD64F2318 H8S/2317 HD6432317 H8S/2316 HD6432316 H8S/2315 HD64F2315 H8S/2313 HD6432313 H8S/2312 HD6412312 H8S/2311 HD6432311 H8S/2310 HD6412310

**Reference Manual** 

- Individual Product Specifications -

# HITACHI

ADE-602-188A Rev. 2.0 8/24/00 Hitachi, Ltd.



#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## Main Revisions and Additions in this Edition

Page	Item	Revisions (See Manual for Details)
All	Whole sections	Amendment due to the addition of the H8S/2319 F-ZTAT, H8S/2315 F-ZTAT, H8S/2316, and H8S/2313 to the product lineup.
5	1.1 Overview	Table 1.1 Overview The product lineup added.
6	1.2 Block Diagram	Figure 1.1 Block Diagram Note 1 amended due to the addition of WDTOVF (FWE, EMLE).
7	1.3 Pin Arrangement	Figure 1.2 Pin Arrangement Note amended due to the addition of WDTOVF (FWE, EMLE).
8		Figure 1.3 Pin Arrangement Note amended due to the addition of WDTOVF (FWE, EMLE).
10	1.4 Pin Functions in Each Operating Mode	Table 1.2Pin Functions in Each Operating ModeFunctions for pins 32 to 39, 41 to 48, and 50 to 52(TFP-100B) in flash memory programmer modeamended.Function for pin 60 (TFP-100B) amended
12		Note 3 amended.
15	1.5 Pin Functions	Table 1.3 Pin Functions EMLE pin added.
19		Note 4 added.
20	1.6 Product Lineup	Note 2 added.
32	2.5 Memory Map in Each Operating Mode	Figure 2.1 H8S/2319 F-ZTAT Memory Map in Each Operating Mode added.
33 to 36, 42		Figures 2.2, 2.3, and 2.7 Memory Map in Each Operating Mode Note on reserved area added.
37		Figure 2.4 H8S/2316 Memory Map in Each Operating Mode added.
38 to 40		Figure 2.5 H8S/2315 F-ZTAT Memory Map in Each Operating Mode added.
41		Figure 2.6 H8S/2313 Memory Map in Each Operating Mode added.
	2.6 H8S/2318 Series Operating Modes (F-ZTAT Version)	Deleted (see the hardware manual).

Page	Item	Revisions (See Manual for Details)
51	3.3.3 Interrupt Exception Vector Table	Table 3.3Interrupt Sources, Vector Addresses, and Interrupt PrioritiesNames for SCI interrupts RXI0 and RXI1 amended.
54	3.5 Interrupt Response Times	Table 3.8Interrupt Response TimesNumber of wait states until execution instructionends amended.
73	4.2.5 Bus Control Register L (BCRL)	Description of bit 5 H8S/2319, H8S/2316, H8S/2315, and H8S/2313 added
177	5.13 Pin States	Table 5.23I/O Port States in Each ProcessingStateLWROD and DAOEn added to Legend.
200	5.14.11 Port G	Figure 5.35(a) Port G Block Diagram (Pin PG0) Amended.
225	6.11 ROM	Amended due to the addition of the H8S/2319 F- ZTAT to the product lineup.
252	7.1.4 A/D Conversion Characteristics	Table 7.8 A/D Conversion Characteristics Nonlinearity error, offset error, full-scale error, quantization error, and absolute accuracy amended.
254 to 262	7.2 Electrical Characteristics of Mask ROM Version (H8S/2318, H8S/2317) in Low-Voltage Operation	Added.
263	7.3 Electrical Characteristics of F-ZTAT Version (H8S/2318)	Table 7.19Absolute Maximum RatingsConditions A and B added.Note amended.
264 to 267	7.3.2 DC Characteristics	Tables 7.20 (a) and (b) DC Characteristics Maximum value of input leakage current, typical and maximum values of current dissipation, typical and maximum values of analog power supply voltage, typical and maximum values of reference power supply voltage, and equation in note 4 amended.
—	7.3.3 AC Characteristics	Table 7.25 Timing of On-Chip Supporting Modules WDT overflow output delay time deleted.
275	7.3.4 A/D Conversion Characteristics	Table 7.26 A/D Conversion Characteristics Nonlinearity error, offset error, full-scale error, quantization error, and absolute accuracy amended.

Page	Item	Revisions (See Manual for Details)
277 to 280	7.3.6 Flash Memory Characteristics	Tables 7.28 (a) and (b) Flash Memory Characteristics Completely replaced.
281 to 298	7.4 Electrical Characteristics of F-ZTAT Version (H8S/2315)	Added.
		<ul><li>7.3.1 Notes when Converting the F-ZTAT</li><li>Application Software to the Mask-ROM Versions</li><li>(in the 1st Edition)</li><li>Deleted (see the hardware manual).</li></ul>
305	8.1 List of Registers (Address Order)	H'FFC8: FLMCR1 H'FFC9: FLMCR2 H'FFCB: EBR2 Amended.
345	8.3 Functions	H'FED5: BCRL Description of bit 5 amended.
351		H'FF37: DTVECR Description of bit 7 amended.
402, 403		H'FFC8: FLMCR1 Amended.
404, 405		H'FFC9: FLMCR2 Amended.
406		H'FFCB: EBR2 Amended.

## Organization of H8S/2319, H8S/2318 Series Reference Manual

The following manuals are available for H8S/2319, H8S/2318 Series.

#### Table 1 Manuals

Title	Document Code
H8S/2600 Series, H8S/2000 Series Programming Manual	ADE-602-083A
H8S/2339 Series, H8S/2338 Series, H8S/2329 Series, H8S/2328 Series, H8S/2319 Series, H8S/2318 Series Hardware Manual	ADE-602-171A (in preparation)
H8S/2319, H8S/2318 Series, H8S/2319 F-ZTAT™, H8S/2318 F-ZTAT™, H8S/2315 F-ZTAT™ Reference Manual	ADE-602-188A

The H8S/2600 Series, H8S/2000 Series Programming Manual gives a detailed description of the architecture and instruction set of the H8S/2000 CPU.

The H8S/2339 Series, H8S/2338 Series, H8S/2329 Series, H8S/2328 Series, H8S/2319 Series, H8S/2318 Series Hardware Manual describes the operation of on-chip functions, and gives a detailed description of the related registers.

The H8S/2319, H8S/2318 Series, H8S/2319 F-ZTAT<sup>TM</sup>, H8S/2318 F-ZTAT<sup>TM</sup>, H8S/2315 F-ZTAT<sup>TM</sup> Reference Manual mainly covers information specific to H8S/2319, H8S/2318 Series and H8S/2318 F-ZTAT<sup>TM</sup> products, including pin arrangement, I/O ports, MCU operating modes (address maps), interrupt vectors, bus control, and electrical characteristics, and also includes a brief description of all I/O registers for the convenience of the user.

The contents of H8S/2339 Series, H8S/2338 Series, H8S/2329 Series, H8S/2328 Series, H8S/2319 Series, H8S/2318 Series Hardware Manual and the H8S/2319, H8S/2318 Series, H8S/2319 F-ZTAT<sup>TM</sup>, H8S/2318 F-ZTAT<sup>TM</sup>, H8S/2315 F-ZTAT<sup>TM</sup> Reference Manual are summarized in table 2.

No.	Item	Hardware Manual	Reference Manual
1	Overview	0	<ul> <li>(including pin arrangement)</li> </ul>
2	MCU operating modes (including address maps)		O
3	Exception handling	0	0
4	Interrupt controller	0	0
5	Bus controller	0	0
6	DMA controller (DMAC)	0	
7	Data transfer controller (DTC)	0	
8	16-bit timer pulse unit (TPU)	0	
9	Programmable pulse generator (PPG)	0	
10	8-bit timers	0	
11	Watchdog timer	0	
12	Serial communication interface (SCI)	0	_
13	Smart card interface	0	
14	A/D converter	0	
15	D/A converter	0	_
16	RAM	0	
17	ROM (flash memory)	0	
18	Clock pulse generator	0	_
19	Power-down modes	0	
20	I/O ports (including port block diagrams)		O
21	Electrical characteristics		0
22	Register reference chart (in address order, with function summary)	· <u> </u>	0
23	Instruction set	0	·
24	Package dimension diagrams		0

#### Table 2 Contents of Hardware Manual and Reference Manual

○: Included

 $\bigcirc$ : Included (with detailed register descriptions)

-: Not included

#### The following chart shows where to find various kinds of information for different purposes.

For product evaluation	For product specifications		
information, or comparative	Overview	_ <b>_</b>	1.1 Overview
specification	Pin arrangement diagram	_ <b>I</b> \$\$	1.3 Pin Arrangement
for current users of Hitachi	Block diagrams of function modules	_ <b>_</b>	Section 6 Peripheral Block Diagrams
products	Pin functions	_ <b>I</b> \$\$	1.5 Pin Functions
	Electrical characteristics	_ <b>_</b>	Section 7 Electrical Characteristics
For detailed information	For details of operation of modules		
on functions	I/O port information	_ <b>_</b>	Section 5 I/O Ports
	Interrupts and exception handling	_ <b>_</b>	Section 3 Exception Handling and Interrupt Controller
	Information on other modules	<b>_</b>	H8S/2339 Series, H8S/2338 Series, H8S/2329 Series, H8S/2328 Series, H8S/2319 Series, H8S/2318 Series Hardware Manual
	Pin functions	_ <b> </b> \$	1.5 Pin Functions
	For information on operating modes		
	List	_ <b>I</b> \$	1.4 Pin Functions in Each Operating
	Detailed descriptions	_ <b> </b> \$	Mode Section 2 MCU Operating Modes
For use as design	For information on registers		
material	List	_ *	Section 8 registers
	To find a register from its address	_ *	8.1 List of Registers (Address Order)
	To find register information by function	<b>A</b>	8.2 List of Registers (By Module)
	Setting procedure and notes	<b>_</b>	H8S/2339 Series, H8S/2338 Series, H8S/2329 Series, H8S/2328 Series, H8S/2319 Series, H8S/2318 Series Hardware Manual
	For information on instructions		
	List	_ <b>_</b>	
	Operation description and notes	_	H8S/2600 Series, H8S/2000 Series Programming Manual
	Program examples	_	

The H8S/2339 Series, H8S/2338 Series, H8S/2329 Series, H8S/2328 Series, H8S/2319 Series, and H8S/2318 Series have the on-chip modules shown below

# Table 3 H8S/2339, H8S/2338, H8S/2329, H8S/2328, H8S/2319, and H8S/2318 Series On-Chip Modules

On-Chip Module	H8S/2339 H8S/2338			H8S/2329 H8S/2328	,		H8S/2319 H8S/2318	,		
CPU	0			0			0			
Bus controller (BUSC)	0			0			0			
DRAM controller	0			0			×			
DMA controller (DMAC)	0			0			×			
Data transfer controller (DTC)	0			0			0			
16-bit timer pulse unit (TPU)	O (6 chan	inels)		O (6 chanı	nels)		◯ (6 char	inels)		
Programable pulse generator (PPG)	0			0			×			
8-bit timer	🔿 (2 char	nnels)		🔿 (2 chan	nels)		🔿 (2 char	nels)		
Watchdog timer	0			0	0			0		
Serial communication interface (SCI)	) (3 char	nnels)		🔿 (3 chan	nels)		) (2 char	inels)		
A/D converter	(12 cha	annels)		🔿 (8 chan	nels)		🔿 (8 char	nels)		
D/A converter	O (4 chan	inels)		O (2 chanı	nels)		O (2 char	nels)		
Interrupt controller (INTC)	0			0			0			
Memory*	Product Code	ROM (kbytes)	RAM (kbytes)	Product Code	ROM (kbytes)	RAM (kbytes)	Product Code	ROM (kbytes)	RAM (kbytes)	
	H8S/2339	384	32	H8S/2329	384	32	H8S/2319	512	8	
	H8S/2338	256	8	H8S/2328	256	8	H8S/2318	256	8	
	H8S/2337	128	8	H8s/2327	128	8	H8S/2317	128	8	
	H8S/2332	—	8	H8S/2324		32	H8S/2316	64	8	
				H8S/2323	32	8	H8S/2315	384	8	
				H8S/2322R	_	8	H8S/2313	64	2	
				H8S/2320	_	4	H8S/2312		8	
							H8S/2311	32	2	
							H8S/2310	_	2	

⊖: On-chip

 $\times$  : Not on-chip

Note: \* See the reference manual of each series for details.

## Contents

Secti	on 1	Overview	1					
1.1	Overvie	2W	1					
1.2	Block I	Diagram	6					
1.3	Pin Arr	angement	7					
1.4	Pin Fur	Pin Functions in Each Operating Mode						
1.5	Pin Functions							
1.6	Produc	t Lineup	20					
1.7	Packag	e Dimensions	21					
Secti	on 2	MCU Operating Modes	23					
2.1		ew	23					
	2.1.1	Operating Mode Selection						
		(H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions)	23					
	2.1.2	Operating Mode Selection						
		(Mask ROM, ROMless, and H8S/2319 F-ZTAT Versions)	24					
	2.1.3 R	egister Configuration	25					
2.2		r Descriptions	26					
	2.2.1	Mode Control Register (MDCR)	26					
	2.2.2	System Control Register (SYSCR)	26					
	2.2.3	System Control Register 2 (SYSCR2) (F-ZTAT Version Only)	28					
2.3	Operati	ng Mode Descriptions	28					
	2.3.1	Modes 1 to 3	28					
	2.3.2	Mode 4 (Expanded Mode with On-Chip ROM Disabled)	28					
	2.3.3	Mode 5 (Expanded Mode with On-Chip ROM Disabled)	29					
	2.3.4	Mode 6 (Expanded Mode with On-Chip ROM Enabled)	29					
	2.3.5	Mode 7 (Single-Chip Mode)	29					
	2.3.6	Modes 8 and 9 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)	29					
	2.3.7	Mode 10 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)	30					
	2.3.8	Mode 11 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)	30					
	2.3.9	Modes 12 and 13 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only).	30					
	2.3.10	Mode 14 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)	30					
	2.3.11	Mode 15 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)	30					
2.4	Pin Fur	actions in Each Operating Mode	31					
2.5	Memor	y Map in Each Operating Mode	31					
Secti	on 3	Exception Handling and Interrupt Controller	43					
3.1		ew						
	3.1.1	Exception Handling Types and Priority						
3.2	- · ·	ot Controller						

	3.2.1	Interrupt Controller Features	44
	3.2.2	Pin Configuration	44
3.3	Interru	pt Sources	45
	3.3.1	External Interrupts	45
	3.3.2	Internal Interrupts	46
	3.3.3	Interrupt Exception Vector Table	46
3.4	Interru	pt Control Modes and Interrupt Operation	52
3.5	Interru	pt Response Times	54
3.6	DTC A	Activation by Interrupt	55
	3.6.1	Overview	55
	3.6.2	Block Diagram	55
	3.6.3	Operation	56
Sect	ion 4	Bus Controller	61
4.1	Overvi	ew	61
	4.1.1	Features	61
	4.1.2	Block Diagram	62
	4.1.3	Pin Configuration	63
	4.1.4	Register Configuration	64
4.2	Regist	er Descriptions	65
	4.2.1	Bus Width Control Register (ABWCR)	65
	4.2.2	Access State Control Register (ASTCR)	66
	4.2.3	Wait Control Registers H and L (WCRH, WCRL)	66
	4.2.4	Bus Control Register H (BCRH)	71
	4.2.5	Bus Control Register L (BCRL)	72
4.3	Overvi	ew of Bus Control	74
	4.3.1	Area Partitioning	74
	4.3.2	Bus Specifications	75
	4.3.3	Memory Interfaces	76
	4.3.4	Advanced Mode	76
	4.3.5	Chip Select Signals	77
4.4	Basic	Bus Interface	79
	4.4.1	Overview	79
	4.4.2	Wait Control	79
4.5	Burst l	ROM Interface	81
	4.5.1	Overview	81
	4.5.2	Basic Timing	81
	4.5.3	Wait Control	83
4.6		ycle	84
	4.6.1	Operation	84
	4.6.2	Pin States in Idle Cycle	87
4.7		elease	87
	4.7.1	Overview	87

	4.7.2	Operation	87
	4.7.3	Pin States in External-Bus-Released State	88
	4.7.4	Transition Timing	89
	4.7.5	Usage Note	90
4.8	Bus Ar	bitration	90
	4.8.1	Overview	90
	4.8.2	Operation	90
	4.8.3	Bus Transfer Timing	90
	4.8.4	Note on Use of External Bus Release	91
4.9	Bus Co	ntroller Operation in a Reset	91
Secti	on 5	I/O Dowto	02
		I/O Ports	93
5.1		2W	
5.2			
	5.2.1	Overview	
	5.2.2	Register Configuration	
5.2	5.2.3	Pin Functions	
5.3		<u> </u>	
	5.3.1	Overview	
	5.3.2	Register Configuration	
~ .	5.3.3	Pin Functions	
5.4		~ · ·	
	5.4.1	Overview	
	5.4.2	Register Configuration	
	5.4.3	Pin Functions	
5.5		~	
	5.5.1	Overview	
	5.5.2	Register Configuration	
	5.5.3	Pin Functions	
5.6		~ ·	
	5.6.1	Overview	
	5.6.2	Register Configuration	
	5.6.3	Pin Functions	
	5.6.4	MOS Input Pull-Up Function	
5.7	Port B.		132
	5.7.1	Overview	
	5.7.2	Register Configuration	
	5.7.3	Pin Functions	
	5.7.4	MOS Input Pull-Up Function	
5.8			
	5.8.1	Overview	
	5.8.2	Register Configuration	
	5.8.3	Pin Functions	141

	5.8.4	MOS Input Pull-Up Function	143
5.9	Port D.		144
	5.9.1	Overview	144
	5.9.2	Register Configuration	145
	5.9.3	Pin Functions	147
	5.9.4	MOS Input Pull-Up Function	148
5.10	Port E.		150
	5.10.1	Overview	150
	5.10.2	Register Configuration	151
	5.10.3	Pin Functions	153
	5.10.4	MOS Input Pull-Up Function	154
5.11	Port F.		156
	5.11.1	Overview	156
	5.11.2	Register Configuration	157
	5.11.3	Pin Functions	162
5.12	Port G.		165
	5.12.1	Overview	165
	5.12.2	Register Configuration	166
		Pin Functions	
5.13		tes	
	5.13.1	Port States in Each Mode	172
5.14	I/O Por	t Block Diagrams	178
	5.14.1	Port 1	178
	5.14.2	Port 2	182
	5.14.3	Port 3	183
	5.14.4	Port 4	186
	5.14.5	Port A	187
	5.14.6	Port B	188
	5.14.7	Port C	189
	5.14.8	Port D	190
	5.14.9	Port E	191
		Port F	
	5.14.11	Port G	200
Secti	on 6	Supporting Module Block Diagrams	205
6.1		of Controller	205
	6.1.1	Features	
	6.1.2	Block Diagram	
	6.1.3	Pins	
6.2		ansfer Controller	
	6.2.1		
	6.2.2	Block Diagram	
6.3		Fimer Pulse Unit	

	6.3.1	Features	208
	6.3.2	Block Diagram	209
	6.3.3	Pins	210
6.4	8-Bit T	imer	211
	6.4.1	Features	211
	6.4.2	Block Diagram	212
	6.4.3	Pins	213
6.5	Watche	log Timer	214
	6.5.1	Features	214
	6.5.2	Block Diagram	214
	6.5.3	Pins	215
6.6	Serial C	Communication Interface	215
	6.6.1	Features	215
	6.6.2	Block Diagram	216
	6.6.3	Pins	217
6.7	Smart (	Card Interface	218
	6.7.1	Features	218
	6.7.2	Block Diagram	218
	6.7.3	Pins	219
6.8	A/D Co	onverter (8 Analog Input Channel Version)	219
	6.8.1	Features	219
	6.8.2	Block Diagram	
	6.8.3	Pins	221
6.9	D/A Co	onverter	
	6.9.1	Features	
	6.9.2	Block Diagram	222
	6.9.3	Pins	223
6.10	RAM		224
	6.10.1	Features	224
	6.10.2	Block Diagram	224
6.11		H8S/2319)	
	6.11.1	Features	225
	6.11.2	Block Diagrams	225
6.12	ROM		227
		Features	
		Block Diagrams	
6.13		Pulse Generator	
		Features	
	6.13.2	Block Diagram	229
Secti	on 7	Electrical Characteristics	221
		cal Characteristics of Mask ROM Version (H8S/2318, H8S/2317, H8S/2316,	231
7.1			221
	по5/23	813, H8S/2311) and ROMless Version (H8S/2312, H8S/2310)	231

	7.1.1	Absolute Maximum Ratings	231
	7.1.2	DC Characteristics	232
	7.1.3	AC Characteristics	234
	7.1.4	A/D Conversion Characteristics	252
	7.1.5	D/A Conversion Characteristics	253
7.2	Electri	cal Characteristics of Mask ROM Version (H8S/2318, H8S/2317)	
	in Low	/-Voltage Operation	254
	7.2.1	Absolute Maximum Ratings	254
	7.2.2	DC Characteristics	255
	7.2.3	AC Characteristics	257
	7.2.4	A/D Conversion Characteristics	262
	7.2.5	D/A Conversion Characteristics	262
7.3	Electri	cal Characteristics of F-ZTAT Version (H8S/2318)	263
	7.3.1	Absolute Maximum Ratings	263
	7.3.2	DC Characteristics	264
	7.3.3	AC Characteristics	269
	7.3.4	A/D Conversion Characteristics	275
	7.3.5	D/A Conversion Characteristics	276
	7.3.6	Flash Memory Characteristics	277
7.4	Electri	cal Characteristics of F-ZTAT Version (H8S/2315) (Under Development)	281
	7.4.1	Absolute Maximum Ratings	281
	7.4.2	DC Characteristics	282
	7.4.3	AC Characteristics	287
	7.4.4	A/D Conversion Characteristics	293
	7.4.5	D/A Conversion Characteristics	294
	7.4.6	Flash Memory Characteristics	295
7.5	Usage	Note	298
Sect	tion 8	Registers	299
8.1	List of	Registers (Address Order)	
8.2		Registers (By Module)	
8.3		ons	

### Section 1 Overview

#### 1.1 Overview

The H8S/2319 and H8S/2318 Series are series of microcomputers (MCUs: microcomputer units), built around the H8S/2000 CPU, employing Hitachi's proprietary architecture, and equipped with peripheral functions on-chip.

The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise, optimized instruction set designed for high-speed operation, and can address a 16-Mbyte linear address space. The instruction set is upward-compatible with H8/300 and H8/300H CPU instructions at the object-code level, facilitating migration from the H8/300, H8/300L, or H8/300H Series.

On-chip peripheral functions required for system configuration include data transfer controller (DTC) bus master, ROM and RAM memory, a 16-bit timer pulse unit (TPU), 8-bit timer, watchdog timer (WDT), serial communication interface (SCI), A/D converter, D/A converter, and I/O ports.

Single-power-supply flash memory (F-ZTAT<sup>TM\*</sup>) and mask ROM versions are available, providing a quick and flexible response to conditions from ramp-up through full-scale volume production, even for applications with frequently changing specifications. ROM is connected to the CPU via a 16-bit data bus, enabling both byte and word data to be accessed in one state. Instruction fetching is thus speeded up, and processing speed increased.

The features of the H8S/2319 and H8S/2318 Series are shown in table 1.1.

Note: \* F-ZTAT is a trademark of Hitachi, Ltd.

#### Table 1.1Overview

ltem	Specification
CPU	General-register machine
	<ul> <li>— Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)</li> </ul>
	High-speed operation suitable for realtime control
	<ul> <li>Maximum clock rate: 25 MHz</li> </ul>
	<ul> <li>High-speed arithmetic operations</li> </ul>
	8/16/32-bit register-register add/subtract: 40 ns (at 25 MHz operation)
	16 $ imes$ 16-bit register-register multiply: 800 ns (at 25 MHz operation)
	32 ÷ 16-bit register-register divide: 800 ns (at 25 MHz operation)
	<ul> <li>Instruction set suitable for high-speed operation</li> </ul>
	<ul> <li>— Sixty-five basic instructions</li> </ul>
	<ul> <li>— 8/16/32-bit data transfer, arithmetic, and logic instructions</li> </ul>
	<ul> <li>Unsigned/signed multiply and divide instructions</li> </ul>
	<ul> <li>Powerful bit-manipulation instructions</li> </ul>
	CPU operating mode
	<ul> <li>Advanced mode: 16-Mbyte address space</li> </ul>
Bus controller	<ul> <li>Address space divided into 8 areas, with bus specifications settable independently for each area</li> </ul>
	Chip select output possible for each area
	Choice of 8-bit or 16-bit access space for each area
	<ul> <li>2-state or 3-state access space can be designated for each area</li> </ul>
	<ul> <li>Number of program wait states can be set for each area</li> </ul>
	Burst ROM directly connectable
	External bus release function
Data transfer	<ul> <li>Can be activated by internal interrupt or software</li> </ul>
controller (DTC)	<ul> <li>Multiple transfers or multiple types of transfer possible for one activation source</li> </ul>
	Transfer possible in repeat mode, block transfer mode, etc.
	Request can be sent to CPU for interrupt that activated DTC

Item	Specification						
16-bit timer pulse	6-channel 16-bit time	•					
unit (TPU)	Pulse I/O processing capability for up to 16 pins						
0 hit tim or	<ul> <li>Automatic 2-phase encoder count capability</li> <li>8-bit up-counter (external event count capability)</li> </ul>						
8-bit timer, 2 channels	,						
	Two-channel conner						
Watchdog timer		nterval timer selectable					
Serial	Asynchronous mode	e or synchronous mode sel	ectable				
communication	Multiprocessor com	munication function					
interface (SCI), 2 channels	Smart card interface	function					
A/D converter	Resolution: 10 bits						
	Input: 8 channels						
	-	version time (at 20 MHz o	peration)				
	<ul> <li>Single or scan mode</li> <li>Sample-and-hold full</li> </ul>						
	<ul> <li>Sample-and-hold function</li> <li>A/D conversion can be activated by external trigger or timer trigger</li> </ul>						
D/A converter	Resolution: 8 bits		33				
	Output: 2 channels						
I/O ports	• 71 input/output pins	, 8 input-only pins					
Memory	<ul><li>Flash memory and mask ROM</li><li>High-speed static RAM</li></ul>						
	Product Name	ROM	RAM				
	H8S/2319*	512 kbytes	8 kbytes				
	H8S/2318	256 kbytes	8 kbytes				
	H8S/2317	128 kbytes	8 kbytes				
	H8S/2316	64 kbytes	8 kbytes				
	H8S/2315*	384 kbytes	8 kbytes				
	H8S/2313	64 kbytes	2 kbytes				
	H8S/2312	_	8 kbytes				
	H8S/2311	32 kbytes	2 kbytes				
	H8S/2310	_	2 kbytes				
	Note: * Under developn	nent					
Interrupt controller		pt pins (NMI, IRQ0 to IRQ	7)				
	• 43 internal interrupt						
	Eight priority levels a	settable					

ltem	Speci	fication				
Power-down state Operating modes	<ul> <li>Me</li> <li>Sle</li> <li>Mc</li> <li>So</li> <li>Ha</li> <li>Va</li> </ul>	edium-speed eep mode odule stop mo ftware stand irdware stand iriable clock o	ode by mode dby mode	F-ZTAT, H8		
		CPU			Extern	al Data Bus
	Mode	Operating Mode	Description	On-Chip ROM	Initial Value	Maximum Value
	0	_	_	_	_	_
	1	-				
	2					
	3	_				
	4	Advanced	Expanded mode with on-chip ROM disabled	Disabled	16 bits	16 bits
	5	_			8 bits	16 bits
	6	_	Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits
	7	_	Single-chip mode	_	_	_
	8	_				
	9					
	10	Advanced	Boot mode	Enabled	8 bits	16 bits
	11	_			_	
	12					
	13	_				
	14	Advanced	User program mode	Enabled	8 bits	16 bits
	15				_	_

Item Operating modes	<ul> <li>Specification</li> <li>Four MCU operating modes (mask ROM version and ROMless version H8S/2319 F-ZTAT)</li> </ul>										
		CPU				Exter	nal Data Bus				
	Mode	Operating Mode	Descriptio	On-C Description ROM			Maximum Value				
	1	_	_	_		_	—				
	2	_									
	3										
	4*	Advanced	Expanded chip ROM	mode with on- disabled	Disabled	16 bits	16 bits				
	5*		Expanded chip ROM	mode with on- disabled	Disabled	8 bits	16 bits				
	6	_	Expanded chip ROM	mode with on- enabled	Enabled	8 bits	16 bits				
	7	_	Single-chip	mode	Enabled						
	Note: *	Note: * Only modes 4 and 5 are provided in the ROMless version.									
Clock pulse generator	• Bui	It-in duty corre	ection circuit								
Package	• 100	-pin plastic T	QFP (TFP-10	)0B)							
	• 100	)-pin plastic Q	FP (FP-100A	N)							
Product				Condition A Condition		on B (	Condition C*				
lineup	Operat	ing power sup	ply voltage	2.7 to 3.6 V	3.0 to 3.6	6V 2	2.4 to 3.6 V				
	Operat	ing frequency	2 to 20 MH		2 to 25 MHz		2 to 14 MHz				
	Model	HD64I	-2319	*3	*2	-					
		HD64	-2318	*3	0	-	_				
		HD643	32318	0	0	(	C				
		HD643	32317	0	0	(	C				
		HD643	32316	0	0	;	¥2				
		HD64	-2315	*3	*2	-	_				
		HD643	32313	0	0	;	*2				
		HD64	12312	0	0	-	_				
		HD643	32311	0	0	-	_				
		HD64	12310	0	0	-	_				

- 2. Under development
- 3. In planning stage



Figure 1.1 Block Diagram



Figure 1.2 Pin Arrangement (TFP-100B: Top View)



Figure 1.3 Pin Arrangement (FP-100A: Top View)

#### **1.4** Pin Functions in Each Operating Mode

Table 1.2 shows the pin functions in each of the operating modes.

 Table 1.2
 Pin Functions in Each Operating Mode

Pin No.				Pin Name		
TFP-100B	FP-100A	Mode 4	Mode 5	Mode 6*1	Mode 7*1	Flash Memory Programmer Mode* <sup>2</sup>
1	3	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA	NC
2	4	4 P13/TIOCD0/ P13/TIOCD0/ P13/TIOCD0/ P13/TIOCD0/ TCLKB/A23 TCLKB/A23 TCLKB/A23 TCLKB		NC		
3	5	P14/TIOCA1	P14/TIOCA1	P14/TIOCA1	P14/TIOCA1	NC
4	6	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	NC
5	7	P16/TIOCA2	P16/TIOCA2	P16/TIOCA2	P16/TIOCA2	NC
6	8	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	NC
7	9	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>
8	10	P30/TxD0	P30/TxD0	P30/TxD0	P30/TxD0	NC
9	11	P31/TxD1	P31/TxD1	P31/TxD1	P31/TxD1	NC
10	12	P32/RxD0	P32/RxD0	P32/RxD0	P32/RxD0	NC
11	13	P33/RxD1	P33/RxD1	P33/RxD1	P33/RxD1	NC
12	14	P34/SCK0/IRQ4	P34/SCK0/IRQ4	P34/SCK0/IRQ4	P34/SCK0/IRQ4	NC
13	15	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	NC
14	16	PE0/D0	PE0/D0	PE0/D0	PE0	NC
15	17	PE1/D1	PE1/D1	PE1/D1	PE1	NC
16	18	PE2/D2	PE2/D2	PE2/D2	PE2	NC
17	19	PE3/D3	PE3/D3	PE3/D3	PE3	NC
18	20	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>
19	21	PE4/D4	PE4/D4	PE4/D4	PE4	NC
20	22	PE5/D5	PE5/D5	PE5/D5	PE5	NC
21	23	PE6/D6	PE6/D6	PE6/D6	PE6	NC
22	24	PE7/D7	PE7/D7	PE7/D7	PE7	NC
23	25	D8	D8	D8	PD0	FO0
24	26	D9	D9	D9	PD1	FO1
25	27	D10	D10	D10	PD2	FO2

Pin No.		Pin Name							
TFP-100B	FP-100A	Mode 4	Mode 5	Mode 6 <sup>*1</sup>	<b>Mode</b> 7 <sup>* 1</sup>	Flash Memory Programmer Mode*			
26	28	D11	D11	D11	PD3	FO3			
27	29	D12	D12	D12	PD4	FO4			
28	30	D13	D13	D13	PD5	FO5			
29	31	D14	D14	D14	PD6	FO6			
30	32	D15	D15	D15	PD7	F07			
31	33	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>			
32	34	A0	A0	PC0/A0	PC0	A0			
33	35	A1	A1	PC1/A1	PC1	A1			
34	36	A2	A2	PC2/A2	PC2	A2			
35	37	A3	A3	PC3/A3	PC3	A3			
36	38	A4	A4	PC4/A4	PC4	A4			
37	39	A5	A5	PC5/A5	PC5	A5			
38	40	A6	A6	PC6/A6	PC6	A6			
39	41	A7	A7	PC7/A7	PC7	A7			
40	42	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>			
41	43	A8	A8	PB0/A8	PB0	A8			
42	44	A9	A9	PB1/A9	PB1	A9			
43	45	A10	A10	PB2/A10	PB2	A10			
44	46	A11	A11	PB3/A11	PB3	A11			
45	47	A12	A12	PB4/A12	PB4	A12			
46	48	A13	A13	PB5/A13	PB5	A13			
47	49	A14	A14	PB6/A14	PB6	A14			
48	50	A15	A15	PB7/A15	PB7	A15			
49	51	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>			
50	52	A16	A16	PA0/A16	PA0	A16			
51	53	A17	A17	PA1/A17	PA1	A17			
52	54	A18	A18	PA2/A18	PA2	A18			
53	55	A19	A19	PA3/A19	PA3	NC			
54	56	P20/TIOCA3	P20/TIOCA3	P20/TIOCA3	P20/TIOCA3	ŌĒ			
55	57	P21/TIOCB3	P21/TIOCB3	P21/TIOCB3	P21/TIOCB3	CE			
56	58	P22/TIOCC3/ TMRI0	P22/TIOCC3/ TMRI0	P22/TIOCC3/ TMRI0	P22/TIOCC3/ TMRI0	WE			
57	59	MD0	MD0	MD0	MD0	V <sub>ss</sub>			
58	60	MD1	MD1	MD1	MD1	V <sub>ss</sub>			
59	61	P23/TIOCD3/ TMCI0	P23/TIOCD3/ TMCI0	P23/TIOCD3/ TMCI0	P23/TIOCD3/ TMCI0	V <sub>cc</sub>			
60	62	WDTOVF (FWE, EMLE)*3	WDTOVF (FWE, EMLE)*3	WDTOVF (FWE, EMLE)*3	WDTOVF (FWE, EMLE) <sup>*3</sup>	FWE			

Pin No.		Pin Name								
TFP-100B	FP-100A	Mode 4	Mode 5	<b>Mode</b> 6*1	Mode 7*1	Flash Memory Programmer Mode <sup>*4</sup>				
61	63	MD2	MD2	MD2	MD2	V <sub>ss</sub>				
62	64	RES	RES	RES	RES	RES				
63	65	NMI	NMI	NMI	NMI	V <sub>cc</sub>				
64	66	STBY	STBY	STBY	STBY	V <sub>cc</sub>				
65	67	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>				
66	68	XTAL	XTAL	XTAL	XTAL	XTAL				
67	69	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL				
68	70	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>				
69	71	PF7/ø	PF7/ø	PF7/ø	PF7/ø	NC				
70	72	PF6/AS	PF6/AS	PF6/AS	PF6	NC				
71	73	RD	RD	RD	PF5	NC				
72	74	HWR	HWR	HWR	PF4	NC				
73	75	PF3/LWR/IRQ3	PF3/LWR/IRQ3	PF3/LWR/IRQ3	PF3/IRQ3	NC				
74	76	PF2/WAIT/ IRQ2/DREQO	PF2/WAIT/ IRQ2/DREQO	PF2/WAIT/ IRQ2/DREQO	PF2/IRQ2	V <sub>cc</sub>				
75	77	PF1/BACK/ IRQ1/CS5	PF1/BACK/ IRQ1/CS5	PF1/BACK/ IRQ1/CS5	PF1/IRQ1	V <sub>ss</sub>				
76	78	PF0/BREQ/ IRQ0/CS4	PF0/BREQ/ IRQ0/CS4	PF0/BREQ/ IRQ0/CS4	PF0/IRQ0	V <sub>SS</sub>				
77	79	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>	V <sub>cc</sub>				
78	80	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>cc</sub>				
79	81	P40/AN0	P40/AN0	P40/AN0	P40/AN0	NC				
80	82	P41/AN1	P41/AN1	P41/AN1	P41/AN1	NC				
81	83	P42/AN2	P42/AN2	P42/AN2	P42/AN2	NC				
82	84	P43/AN3	P43/AN3	P43/AN3	P43/AN3	NC				
83	85	P44/AN4	P44/AN4	P44/AN4	P44/AN4	NC				
84	86	P45/AN5	P45/AN5	P45/AN5	P45/AN5	NC				
85	87	P46/AN6/DA0	P46/AN6/DA0	P46/AN6/DA0	P46/AN6/DA0	NC				
86	88	P47/AN7/DA1	P47/AN7/DA1	P47/AN7/DA1	P47/AN7/DA1	NC				
87	89	AV <sub>ss</sub>	AV <sub>ss</sub>	AV <sub>ss</sub>	AV <sub>ss</sub>	V <sub>ss</sub>				
88	90	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>				
89	91	P24/TIOCA4/ TMRI1	P24/TIOCA4/ TMRI1	P24/TIOCA4/ TMRI1	P24/TIOCA4/ TMRI1	NC				
90	92	P25/TIOCB4/ TMCI1	P25/TIOCB4/ TMCI1	P25/TIOCB4/ TMCI1	P25/TIOCB4/ TMCI1	V <sub>ss</sub>				

Pin	No.			Pin Name		
TFP-100B	FP-100A	Mode 4	Mode 5	Mode 6*1	Mode 7 <sup>* 1</sup>	Flash Memory Programmer Mode <sup>*2</sup>
91	93	P26/TIOCA5/ P26/TIOCA5/ TMO0 TMO0		P26/TIOCA5/         P26/TIOCA5/           TMO0         TMO0		NC
92			P27/TIOCB5/ TMO1	P27/TIOCB5/ TMO1	P27/TIOCB5/ TMO1	NC
93	95	PG0/IRQ6/ ADTRG	PG0/IRQ6/ ADTRG	PG0/IRQ6/ ADTRG	PG0/IRQ6/ ADTRG	NC
94	96	PG1/CS3/ IRQ7/CS6	PG1/CS3/ IRQ7/CS6	PG1/CS3/ IRQ7/CS6	PG1/IRQ7	NC
95	97	PG2/CS2	PG2/CS2	PG2/CS2	PG2	NC
96	98	PG3/CS1/CS7	PG3/CS1/CS7	PG3/CS1/CS7	PG3	NC
97	99	PG4/CS0	PG4/CS0	PG4/CS0	PG4	NC
98	100	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
99	1	P10/TIOCA0/A20	P10/TIOCA0/A20	P10/TIOCA0/A20	P10/TIOCA0	NC
100	2	P11/TIOCB0/A21	P11/TIOCB0/A21	P11/TIOCB0/A21	P11/TIOCB0	NC

Notes: 1. Only modes 4 and 5 are available on the ROMless version.

2. Flash memory programmer mode information is preliminary.

3. The FWE pin function is only available on the H8S/2318 F-ZTAT and H8S/2315 F-ZTAT versions.

The EMLE pin function is only available on the H8S/2319 F-ZTAT version. It cannot be used as a  $\overline{\text{WDTOVF}}$  pin on the F-ZTAT version.

#### 1.5 Pin Functions

#### Table 1.3Pin Functions

		Pir	Pin No.		
Туре	Symbol	TFP-100B	6 FP-100A	I/O	Name and Function
Power	V <sub>cc</sub>	40, 65, 98	42, 67, 100	Input	Power supply: For connection to the power supply. All $V_{\rm CC}$ pins should be connected to the system power supply.
	V <sub>ss</sub>	7, 18, 31, 49, 68, 88	9, 20, 33, 51, 70, 90	Input	Ground: For connection to ground (0 V). All $V_{ss}$ pins should be connected to the system power supply (0 V).
Clock	XTAL	66	68	Input	Connects to a crystal oscillator. See section 18, in the Hardware Manual, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input.
	EXTAL	67	69	Input	Connects to a crystal oscillator. The EXTAL pin can also input an external clock. See section 18, in the Hardware Manual, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input.
	Ø	69	71	Output	System clock: Supplies the system clock to an external device.

		Pin	No.						
Туре	Symbol	TFP-100B	FP-100A	I/O	Name	and F	unctio	on	
Operating mode control	MD2 to MD0	61, 58, 57	63, 60, 59	Input	Mode pins: These pins set operating mode. The relation between the s pins MD2 to MD0 and the mode is shown below. The should not be changed wh H8S/2318 Series is operat			settings of e operating nese pins hile the	
						3S/231			
					H	3S/231	5 F-ZT	AT ve	
					FWE	MD2	MD1	MD0	Operating Mode
					0	0	0	0	_
								1	_
							1	0	—
								1	_
						1	0	0	Mode 4
								1	Mode 5
							1	0	Mode 6
								1	Mode 7
					1	0	0	0	_
								1	
							1	0	Mode 10
						_		1	Mode 11
						1	0	0	_
								1	
							1	0	Mode 14
								1	Mode 15

		Pin	No.						
Туре	Symbol	TFP-100B FP-100A		I/O	Name and Function				
Operating mode control	MD2 to MD0	61, 58, 57	63, 60, 59	Input	Mask ROM and ROMless versions, and H8S/2319 F-Z' version				
					М	D2	MD1	MD0	Operating Mode
					0		0	0	_
								1	
							1	0	_
								1	
					1		0	0	Mode 4
								1	Mode 5
							1	0	Mode 6*
								1	Mode 7*
					No	ote:	* Not u versio		ROMIess
System control	RES	62	64	Input				When th is reset.	is pin is driven
	STBY	64	66	Input	Standby: When this pin is driven low a transition is made to hardware standby mode.				
	BREQ	76	78	Input	request signal used when an interna bus master accesses external spac in the external-bus-released state.				a bus request to
	BREQO	74	76	Output					when an internal external space
	BACK	75	77	Output					-
	FWE*1	60	62	Input					
	EMLE*2	60	62	Input			ator ena d (0 V).	ble: For	connection to

		Pir	No.			
Туре	Symbol	TFP-100B	FP-100A	I/O	Name and Function	
Interrupts	NMI	63	65	Input	Nonmaskable interrupt: Requests a nonmaskable interrupt. When this pin is not used, it should be fixed high.	
	IRQ7 to IRQ0	94, 93, 13, 12, 73 to 76	96, 95, 15, 14, 75 to 78	Input	Interrupt request 7 to 0: These pins request a maskable interrupt.	
Address bus	A23 to A0	2, 1, 100, 99, 53 to 50, 48 to 41, 39 to 32	4 to 1, 55 to 52, 50 to 43, 41 to 34	Output	Address bus: These pins output an address.	
Data bus	D15 to D0	30 to 19, 17 to 14	32 to 21, 19 to 16	I/O	Data bus: These pins constitute a bidirectional data bus.	
Bus control	$\frac{\overline{\text{CS7}}}{\overline{\text{CS0}}}$ to	94 to 97 75, 76	96 to 99 77, 78	Output	Chip select: Signals for selecting areas 7 to 0.	
	ĀS	70	72	Output	Address strobe: When this pin is low, it indicates that address output on the address bus is enabled.	
	RD	71	73	Output	Read: When this pin is low, it indicates that the external address space can be read.	
	HWR	72	74	Output	High write: A strobe signal that writes to external space and indicates that the upper half (D15 to D8) of the data bus is enabled.	
	LWR	73	75	Output	Low write: A strobe signal that writes to external space and indicates that the lower half (D7 to D0) of the data bus is enabled.	
	WAIT	74	76	Input	Wait: Requests insertion of a wait state in the bus cycle when accessing external 3-state address space.	

		Pin No.				
Туре	Symbol	TFP-100B	FP-100A	I/O	Name and Function	
16-bit timer- pulse unit (TPU)	TCLKD to TCLKA	6, 4, 2, 1	8, 6, 4, 3	Input	Clock input D to A: These pins input an external clock.	
	TIOCA0, TIOCB0, TIOCC0, TIOCD0	99, 100, 1, 2	1 to 4	I/O	Input capture/ output compare match A0 to D0: The TGR0A to TGR0D input capture input or output compare output, or PWM output pins.	
	TIOCA1, TIOCB1	3, 4	5, 6	I/O	Input capture/ output compare match A1 and B1: The TGR1A and TGR1B input capture input or output compare output, or PWM output pins.	
	TIOCA2, TIOCB2	5, 6	7, 8	I/O	Input capture/ output compare match A2 and B2: The TGR2A and TGR2B input capture input or output compare output, or PWM output pins.	
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	54 to 56, 59	56 to 58, 61	I/O	Input capture/ output compare match A3 to D3: The TGR3A to TGR3D input capture input or output compare output, or PWM output pins.	
	TIOCA4, TIOCB4	89, 90	91, 92	I/O	Input capture/ output compare match A4 and B4: The TGR4A and TGR4B input capture input or output compare output, or PWM output pins.	
	TIOCA5, TIOCB5	91, 92	93, 94	I/O	Input capture/ output compare match A5 and B5: The TGR5A and TGR5B input capture input or output compare output, or PWM output pins.	
8-bit timer	TMO0, TMO1	91, 92	93, 94	Output	Compare match output: The compare match output pins.	
	TMCI0, TMCI1	59, 90	61, 92	Input	Counter external clock input: Input pins for the external clock input to the counter.	
	TMRI0, TMRI1	56, 89	58, 91	Input	Counter external reset input: The counter reset input pins.	
Watchdog timer (WDT)	WDTOVF*3	<sup>3</sup> 60	62	Output	Watchdog timer overflows: The counter overflows signal output pin in watchdog timer mode.	

		Pin No.				
Туре	Symbol	TFP-100B	FP-100A	I/O	Name and Function	
Serial communication interface (SCI) Smart Card interface	TxD1, TxD0	9, 8	11, 10	Output	Transmit data (channel 0, 1): Data output pins.	
	RxD1, RxD0	11, 10	13, 12	Input	Receive data (channel 0, 1): Data input pins.	
	SCK1 SCK0	13, 12	15, 14	I/O	Serial clock (channel 0, 1): Clock I/O pins.	
A/D converter	AN7 to AN0	86 to 79	88 to 81	Input	Analog 7 to 0: Analog input pins.	
	ADTRG	93	95	Input	A/D conversion external trigger input: Pin for input of an external trigger to start A/D conversion.	
D/A converter	DA1, DA0	86, 85	88, 87	Output	Analog output: D/A converter analog output pins.	
A/D converter and D/A converters	AV <sub>cc</sub>	77	79	Input	This is the power supply pin for the A/D converter and D/A converter. When the A/D converter and D/A converter are not used, this pin should be connected to the system power supply ( $V_{cc}$ ).	
	AV <sub>ss</sub>	87	89	Input	This is the ground pin for the A/D converter and D/A converter. This pin should be connected to the system power supply (0 V).	
	V <sub>ref</sub>	78	80	Input	This is the reference voltage input pin for the A/D converter and D/A converter. When the A/D converter and D/A converter are not used, this pin should be connected to the system power supply ( $V_{cc}$ ).	
I/O ports	P17 to P10	6 to 1, 100, 99	8 to 1	I/O	Port 1: An 8-bit I/O port. Input or output can be designated for each bit by means of the port 1 data direction register (P1DDR).	
	P27 to P20	92 to 89, 59, 56 to 54	94 to 91, 61, 58 to 56	I/O	Port 2: An 8-bit I/O port. Input or output can be designated for each bit by means of the port 2 data direction register (P2DDR).	

		Pin No.				
Туре	Symbol	TFP-100B	FP-100A	I/O	Name and Function	
I/O ports	P35 to P30	13 to 8	15 to 10	I/O	Port 3: A 6-bit I/O port. Input or output can be designated for each bit by means of the port 3 data direction register (P3DDR).	
	P47 to P40	86 to 79	88 to 81	Input	Port 4: An 8-bit input port.	
	PA3 to PA0	53 to 50	55 to 52	I/O	Port $A^{*4}$ : A 4-bit I/O port. Input or output can be designated for each bit by means of the port A data direction register (PADDR).	
	PB7 to PB0	48 to 41	50 to 43	I/O	Port B* <sup>4</sup> : An 8-bit I/O port. Input or output can be designated for each bit by means of the port B data direction register (PBDDR).	
	PC7 to PC0	39 to 32	41 to 34	I/O	Port C* <sup>4</sup> : An 8-bit I/O port. Input or output can be designated for each bit by means of the port C data direction register (PCDDR).	
	PD7 to PD0	30 to 23	32 to 25	I/O	Port D* <sup>4</sup> : An 8-bit I/O port. Input or output can be designated for each bit by means of the port D data direction register (PDDDR).	
	PE7 to PE0	22 to 19, 17 to 14	24 to 21, 19 to 16	I/O	Port E: An 8-bit I/O port. Input or output can be designated for each bit by means of the port E data direction register (PEDDR).	
	PF7 to PF0	69 to 76	71 to 78	I/O	Port F: An 8-bit I/O port. Input or output can be designated for each bit by means of the port F data direction register (PFDDR).	
	PG4 to PG0	97 to 93	99 to 95	I/O	Port G: A 5-bit I/O port. Input or output can be designated for each bit by means of the port G data direction register (PGDDR).	

.. ..

Notes: 1. Applies to the H8S/2318 F-ZTAT and H8S/2315 F-ZTAT versions only.

2. Applies to the H8S/2319 F-ZTAT version only.

3. Applies to mask ROM and ROMless versions only.

4. Cannot be used as an I/O port on the ROMIess versions.

#### 1.6 Product Lineup

#### Table 1.4 H8S/2319, H8S/2318 Series Product Lineup

Product Type	)	Model	Marking	Package (Hitachi Package Code)
H8S/2319*1	F-ZTAT version	HD64F2319	HD64F2319VTE	100-pin TQFP (TFP-100B)
			HD64F2319VF	100-pin QFP (FP-100A)
H8S/2318	Mask ROM version	HD6432318*2	HD6432318TE	100-pin TQFP (TFP-100B)
			HD6432318F	100-pin QFP (FP-100A)
	F-ZTAT version	HD64F2318	HD64F2318VTE	100-pin TQFP (TFP-100B)
			HD64F2318VF	100-pin QFP (FP-100A)
H8S/2317	Mask ROM version	HD6432317*2	HD6432317TE	100-pin TQFP (TFP-100B)
			HD6432317F	100-pin QFP (FP-100A)
H8S/2316*1	Mask ROM version	HD6432316	HD6432316TE	100-pin TQFP (TFP-100B)
			HD6432316F	100-pin QFP (FP-100A)
H8S/2315*1	F-ZTAT version	HD64F2315	HD64F2315VTE	100-pin TQFP (TFP-100B)
			HD64F2315VF	100-pin QFP (FP-100A)
H8S/2313*1	Mask ROM version	HD6432313	HD6432313TE	100-pin TQFP (TFP-100B)
			HD6432313F	100-pin QFP (FP-100A)
H8S/2312	ROMless version	HD6412312	HD6412312VTE	100-pin TQFP (TFP-100B)
			HD6412312VF	100-pin QFP (FP-100A)
H8S/2311	Mask ROM version	HD6432311	HD6432311TE	100-pin TQFP (TFP-100B)
			HD6432311F	100-pin QFP (FP-100A)
H8S/2310	ROMless version	HD6412310	HD6412310VTE	100-pin TQFP (TFP-100B)
			HD6412310VF	100-pin QFP (FP-100A)

Notes: 1. Under development

2. The HD6432318 and HD6432317 include products for  $V_{cc} = 2.4$  V to 3.6 V (low-voltage operation) as well as for  $V_{cc} = 2.7$  V to 3.6 V and  $V_{cc} = 3.0$  V to 3.6 V. For details, see section 7, Electrical Characteristics.


Figure 1.4 TFP-100B Package Dimensions



Figure 1.5 FP-100A Package Dimensions

# Section 2 MCU Operating Modes

## 2.1 Overview

## 2.1.1 Operating Mode Selection (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions)

The H8S/2318 Series has eight operating modes (modes 4 to 7, 10, 11, 14 and 15). These modes are determined by the mode pin (MD2 to MD0) and flash write enable pin (FWE) settings. The CPU operating mode and initial bus width can be selected as shown in table 2.1.

Table 2.1 lists the MCU operating modes.

# Table 2.1MCU Operating Mode Selection (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT<br/>Versions)

MCU					CPU				al Data us								
Operating Mode	FWE	MD2	MD1	MD0	Operating Mode	Description	On-Chip ROM	Initial Value	Max. Value								
0	0	0	0	0	—	_	_	_	_								
1	_			1													
2	_		1	0													
3				1													
4		1	0	0	Advanced	Expanded mode with	Disabled	16 bits	16 bits								
5	-			1		on-chip ROM disabled		8 bits	16 bits								
6	-		1	0		Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits								
7	-			1		Single-chip mode	-	_	_								
8	1	0	0	0					_								
9	-											1					
10	-		1	0	Advanced	Boot mode	Enabled	8 bits	16 bits								
11	-			1				_	_								
12		1	0	0	_			_	_								
13	-			1													
14	-		1	0	Advanced	User program mode	Enabled	8 bits	16 bits								
15	-			1				_	_								

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2318 Series actually accesses a maximum of 16 Mbytes.

Modes 4 to 6 are externally expanded modes that allow access to external memory and peripheral devices.

The external expansion modes allow switching between 8-bit and 16-bit bus modes. After program execution starts, an 8-bit or 16-bit address space can be set for each area, depending on the bus controller setting. If 16-bit access is selected for any one area, 16-bit bus mode is set; if 8-bit access is selected for all areas, 8-bit bus mode is set. Note that the functions of each pin depend on the operating mode.

Modes 10, 11, 14, and 15 are boot modes and user program modes in which the flash memory can be programmed and erased. For details, see section 17, ROM, in the Hardware Manual

The H8S/2318 Series can only be used in modes 4 to 7, 10, 11, 14, and 15. This means that the flash write enable pin and mode pins must be set to select one of these modes.

Do not change the inputs at the mode pins during operation.

# 2.1.2 Operating Mode Selection (Mask ROM, ROMless, and H8S/2319 F-ZTAT Versions)

The H8S/2319 and H8S/2318 Series have four operating modes (modes 4 to 7). The operating mode is determined by the mode pins (MD2 to MD0). The CPU operating mode, enabling or disabling of on-chip ROM, and the initial bus width setting can be selected as shown in table 2.2.

Table 2.2 lists the MCU operating modes.

MCU				CPU			Extern	al Data Bus
Operating Mode	MD2	MD1	MD0	Operating Mode	Description	On-Chip ROM	Initial Value	Max. Value
0	0	0	0	_	_	_	_	_
1	_		1	_				
2	_	1	0	_				
3	-		1	_				
4*	1	0	0	Advanced	Expanded mode with	Disabled	16 bits	16 bits
5*	-		1	_	on-chip ROM disabled		8 bits	16 bits
6	_	1	0	_	Expanded mode with on-chip ROM enabled	Enabled	8 bits	16 bits
7	-		1	_	Single-chip mode	_	_	_

# Table 2.2MCU Operating Mode Selection (Mask ROM, ROMless, and<br/>H8S/2319 F-ZTAT Versions)

Note: \* Only modes 4 and 5 are provided in the ROMless version.

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2319 and H8S/2318 Series actually access a maximum of 16 Mbytes.

Modes 4 to 6 are externally expanded modes that allow access to external memory and peripheral devices.

The external expansion modes allow switching between 8-bit and 16-bit bus modes. After program execution starts, an 8-bit or 16-bit address space can be set for each area, depending on the bus controller setting. If 16-bit access is selected for any one area, 16-bit bus mode is set; if 8-bit access is selected for all areas, 8-bit bus mode is set. Note that the functions of each pin depend on the operating mode.

The H8S/2319 and H8S/2318 Series can only be used in modes 4 to 7. This means that the mode pins must be set to select one of these modes. However, note that only mode 4 or 5 can be set for the ROMless version.

Do not change the inputs at the mode pins during operation.

## 2.1.3 Register Configuration

The H8S/2319 and H8S/2318 Series have a mode control register (MDCR) that indicates the inputs at the mode pins (MD2 to MD0), and a system control register (SYSCR) and system control register 2 (SYSCR2)<sup>\*2</sup> that control the operation of the chip. Table 2.3 summarizes these registers.

#### Table 2.3 Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Mode control register	MDCR	R	Undefined	H'FF3B
System control register	SYSCR	R/W	H'01	H'FF39
System control register 2*2	SYSCR2	R/W	H'00	H'FF42

Notes: 1. Lower 16 bits of the address.

 The SYSCR2 register can only be used in the F-ZTAT version. In the mask ROM and ROMless versions this register will return an undefined value if read, and cannot be modified.

## 2.2 Register Descriptions

#### 2.2.1 Mode Control Register (MDCR)



Note: \* Determined by pins MD2 to MD0.

MDCR is an 8-bit read-only register that indicates the current operating mode of the H8S/2318 Series chip.

Bit 7—Reserved: This bit is always read as 1, and cannot be modified.

Bits 6 to 3—Reserved: These bits are always read as 0, and cannot be modified.

**Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0):** These bits indicate the input levels at pins MD2 to MD0 (the current operating mode). Bits MDS2 to MDS0 correspond to pins MD2 to MD0. MDS2 to MDS0 are read-only bits, and cannot be written to. The mode pin (MD2 to MD0) input levels are latched into these bits when MDCR is read. These latches are canceled by a reset.

#### 2.2.2 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
	ĺ	—	—	INTM1	INTM0	NMIEG	LWROD	—	RAME
Initial va	alue :	0	0	0	0	0	0	0	1
R/W	:	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7—Reserved: Only 0 should be written to this bit.

Bit 6—Reserved: This bit is always read as 0, and cannot be modified.

**Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0):** These bits select the control mode of the interrupt controller. For details of the interrupt control modes, see section 3.4.1, Interrupt Control Modes and Interrupt Operation, in the Hardware Manual.

Bit 5 INTM1	Bit 4 INTM0	Interrupt Control Mode	Description	
0	0	0	Control of interrupts by I bit	(Initial value)
	1	_	Setting prohibited	
1	0	2	Control of interrupts by I2 to I0 bits	and IPR
	1	—	Setting prohibited	

Bit 3—NMI Edge Select (NMIEG): Selects the valid edge of the NMI interrupt input.

Bit 3 NMIEG	Description	
0	An interrupt is requested at the falling edge of NMI input	(Initial value)
1	An interrupt is requested at the rising edge of NMI input	

Bit 2—LWR Output Disable (LWROD): Enables or disables LWR output.

Bit 2 LWROD	Description	
0	PF3 is designated as LWR output pin	(Initial value)
1	PF3 is designated as I/O port, and does not function as LWR output pin	

Bit 1—Reserved: Only 0 should be written to this bit.

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit is initialized when the reset state is released. It is not initialized in software standby mode.

Bit 0		
RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

#### 2.2.3 System Control Register 2 (SYSCR2) (F-ZTAT Version Only)

	:	7	6	5	4	3	2	1	0
		_	—	—	—	FLSHE	—	—	—
Initial value	:	0	0	0	0	0	0	0	0
R/W	:		—	—	—	R/W	—	_	—

SYSCR2 is an 8-bit readable/writable register that performs on-chip flash memory control.

SYSCR2 is initialized to H'00 by a reset, and in hardware standby mode.

Bits 7 to 4—Reserved: These bits are always read as 0, and cannot be modified.

**Bit 3—Flash Memory Control Register Enable (FLSHE):** Controls CPU access to the flash memory control registers (FLMCR1, FLMCR2, EBR1, and EBR2). For details, see section 17, ROM, in the Hardware Manual.

Bit 3 FLSHE	Description
0	Flash control registers are not selected for addresses H'FFFFC8 to H'FFFFCB (Initial value)
1	Flash control registers are selected for addresses H'FFFFC8 to H'FFFFCB

Bits 2 to 0—Reserved: These bits are always read as 0, and cannot be modified.

## 2.3 Operating Mode Descriptions

#### 2.3.1 Modes 1 to 3

Modes 1 to 3 are not supported in the H8S/2319 and H8S/2318 Series, and must not be set.

## 2.3.2 Mode 4 (Expanded Mode with On-Chip ROM Disabled)

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Pins P13 to P10, ports A, B, and C function as an address bus, ports D and E functions as a data bus, and part of port F carries bus control signals.

Pins P13 to P10 function as input ports immediately after a reset. These pins can be set to output addresse by setting the corresponding data direction register (DDR) bits and A23E to A20E in PFCR1 to 1.

The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. However, note that if 8-bit access is designated by the bus controller for all areas, the bus mode switches to 8 bits.

## 2.3.3 Mode 5 (Expanded Mode with On-Chip ROM Disabled)

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Pins P13 to P10, ports A, B and C function as an address bus, port D functions as a data bus, and part of port F carries bus control signals.

Pins P13 to P10 function as input ports immediately after a reset. These pins can be set to output addresses by setting the corresponding data direction register (DDR) bits and A23E to A20E in PFCR1 to 1.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note that if at least one area is designated for 16-bit access by the bus controller, the bus mode switches to 16 bits and port E becomes a data bus.

## 2.3.4 Mode 6 (Expanded Mode with On-Chip ROM Enabled)

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled.

Pins P13 to P10, ports A, B, and C function as input ports immediately after a reset. These pins can be set to output addresses by setting the corresponding data direction register (DDR) bits and A23E to A20E in PFCR1 to 1. Port D functions as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note that if at least one area is designated for 16-bit access by the bus controller, the bus mode switches to 16 bits and port E becomes a data bus.

## 2.3.5 Mode 7 (Single-Chip Mode)

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled, but external addresses cannot be accessed.

All I/O ports are available for use as input/output ports.

## 2.3.6 Modes 8 and 9 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)

Modes 8 and 9 are not supported in the H8S/2319 and H8S/2318 Series, and must not be set.

#### 2.3.7 Mode 10 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)

This is a flash memory boot mode. For details, see section 17, ROM, in the Hardware Manual.

Except for the fact that flash memory programming and erasing can be performed, operation in this mode is the same as in advanced expanded mode with on-chip ROM enabled.

#### 2.3.8 Mode 11 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)

This is a flash memory boot mode. For details, see section 17, ROM, in the Hardware Manual.

Except for the fact that flash memory programming and erasing can be performed, operation in this mode is the same as in advanced single-chip mode.

## 2.3.9 Modes 12 and 13 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)

Modes 12 and 13 are not supported in the H8S/2319 and H8S/2318 Series, and must not be set.

## 2.3.10 Mode 14 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)

This is a flash memory user program mode. For details, see section 17, ROM, in the Hardware Manual.

Except for the fact that flash memory programming and erasing can be performed, operation in this mode is the same as in advanced expanded mode with on-chip ROM enabled.

## 2.3.11 Mode 15 (H8S/2318 F-ZTAT and H8S/2315 F-ZTAT Versions Only)

This is a flash memory user program mode. For details, see section 17, ROM, in the Hardware Manual.

Except for the fact that flash memory programming and erasing can be performed, operation in this mode is the same as in advanced single-chip mode.

## 2.4 Pin Functions in Each Operating Mode

The pin functions of ports 1 and A to F vary depending on the operating mode. Table 2.4 shows their functions in each operating mode.

Port		Mode 4	Mode 5	Mode 6* <sup>2</sup> Mode 10 <sup>*3</sup> Mode 14 <sup>*3</sup>	Mode 7*² Mode 11*³ Mode 15*³
Port 1	P13 to P10	P*1/T/A	P*1/T/A	P*1/T/A	P*1/T
Port A	PA3 to PA0	A	A	P*1/A	Р
Port B		A	A	P*1/A	Р
Port C		A	A	P*1/A	Р
Port D		D	D	D	Р
Port E		P/D*1	P*1/D	P*1/D	Р
Port F	PF7	P/C*1	P/C*1	P/C*1	P*1/C
	PF6, PF3	P/C*1	P/C*1	P/C*1	Р
	PF5, PF4	С	С	С	_
	PF2 to PF0	P*1/C	P*1/C	P*1/C	_

## Table 2.4 Pin Functions in Each Mode

#### Legend

- P: I/O port
- T: Timer I/O
- A: Address bus output
- D: Data bus I/O
- C: Control signals, clock I/O

#### Notes: 1. After reset

- 2. Not used on ROMless version.
- 3. Applies to H8S/2318 F-ZTAT and H8S/2315 F-ZTAT versions only.

## 2.5 Memory Map in Each Operating Mode

Figures 2.1 to 2.7 show memory maps for each of the operating modes.

The address space is 16 Mbytes.

The address space is divided into eight areas.



Notes: 1. External addresses when EAE = 1 in BCRL; on-chip ROM when EAE = 0.

- 2. Reserved area when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
- 3. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
- 4. Do not access the reserved area in addresses H'FF7400 to H'FFDBFF.
- 5. Do not access the reserved areas.
- 6. When writing to the flash memory, do not clear the RAME bit in SYSCR to 0 because the on-chip RAM is used in the writing procedure.

## Figure 2.1 H8S/2319 F-ZTAT Memory Map in Each Operating Mode



- Notes: 1. Only modes 4 and 5 are provided in the ROMless version (H8S/2312).
  - 2. External addresses when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 3. Reserved area when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 4. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
  - 5. Do not access the reserved areas.

Figure 2.2 (a) H8S/2318 and H8S/2312 Memory Map in Each Operating Mode



- Notes: 1. External addresses when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 2. Reserved area when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 3. On-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0.
  - 4. Do not access the reserved areas.

#### Figure 2.2 (b) H8S/2318 Memory Map in Each Operating Mode (F-ZTAT Version Only)



- Notes: 1. External addresses when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 2. Reserved area when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 3. On-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0.
  - 4. Do not access the reserved areas.

Figure 2.2 (c) H8S/2318 Memory Map in Each Operating Mode (F-ZTAT Version Only)



- 3. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
- 4. Do not access the reserved areas.

Figure 2.3 H8S/2317 Memory Map in Each Operating Mode



Figure 2.4 H8S/2316 Memory Map in Each Operating Mode



- 3. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
- 4. Do not access the reserved area in addresses H'060000 to H'07FFFF.
- 5. Do not access the reserved areas.

Figure 2.5 (a) H8S/2315 F-ZTAT Memory Map in Each Operating Mode



4. Do not access the reserved area in addresses H'060000 to H'07FFFF.

5. Do not access the reserved areas.

Figure 2.5 (b) H8S/2315 F-ZTAT Memory Map in Each Operating Mode



- Notes: 1. External addresses when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 2. Reserved area when EAE = 1 in BCRL; on-chip ROM when EAE = 0.
  - 3. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
  - 4. Do not access the reserved area in addresses H'060000 to H'07FFFF.
  - 5. Do not access the reserved areas.

Figure 2.5 (c) H8S/2315 F-ZTAT Memory Map in Each Operating Mode



- 2. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
- 3. Do not access the reserved areas.

Figure 2.6 H8S/2313 Memory Map in Each Operating Mode



Notes: 1. Only modes 4 and 5 are provided in the ROMless version (H8S/2310).

2. External addresses when EAE = 1 in BCRL; reserved area when EAE = 0.

3. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.

4. Do not access the reserved areas.

Figure 2.7 H8S/2311 and H8S/2310 Memory Map in Each Operating Mode

# Section 3 Exception Handling and Interrupt Controller

## 3.1 Overview

#### 3.1.1 Exception Handling Types and Priority

As table 3.1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 3.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Trap instruction exceptions are accepted at all times in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary depending on the interrupt control mode set by the INTM0 and INTM1 bits in SYSCR.

For details of exception handling and the interrupt controller, see section 2, Exception Handling, and section 3, Interrupt Controller, in the Hardware Manual.

Priority	Exception Type	Start of Exception Handling			
High ▲	Reset	Starts after a low-to-high transition at the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows			
	Trace*1	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit is set to 1			
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued* <sup>2</sup>			
Low	Trap instruction* <sup>3</sup> (TRAPA)	Started by execution of a trap instruction (TRAPA)			
Notes: 1.	Traces are enabled onl	y in interrupt control mode 2. Trace exception handling is not			

 Table 3.1
 Exception Types and Priority

executed after execution of an RTE instruction.Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.

3. Trap instruction exception handling requests are accepted at all times in the program execution state.

## 3.2 Interrupt Controller

## 3.2.1 Interrupt Controller Features

- Two interrupt control modes
  - Either of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).
- Priorities settable with IPRs
  - Interrupt priority registers (IPRs) are provided for setting interrupt priorities. Eight priority levels can be set for each module for all interrupts except NMI.
  - NMI is assigned the highest priority level of 8, and can be accepted at all times.
- Independent vector addresses
  - All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Nine external interrupt pins
  - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI.
  - Falling edge, rising edge, or both edge detection, or level sensing, can be selected independently for IRQ7 to IRQ0.
- DTC control
  - DTC activation is controlled by means of interrupts.

## 3.2.2 Pin Configuration

## Table 3.2 Interrupt Controller Pins

Name	Symbol	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable external interrupt; rising or falling edge can be selected
External interrupt requests 7 to 0	IRQ7 to IRQ0	Input	Maskable external interrupts; rising, falling, or both edges, or level sensing, can be selected

## 3.3 Interrupt Sources

Interrupt sources comprise external interrupts (NMI and IRQ7 to IRQ0) and internal interrupts (43 sources).

#### 3.3.1 External Interrupts

There are nine external interrupts: NMI and IRQ7 to IRQ0. NMI and IRQ7 to IRQ0 can be used to restore the chip from software standby mode. (IRQ7 to IRQ3 can be used as software standby mode clearing sources by setting the IRQ37S bit in SBYCR to 1.)

**NMI Interrupt:** NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

The vector number for NMI interrupt exception handling is 7.

**Interrupts IRQ7 to IRQ0:** Interrupts IRQ7 to IRQ0 are requested by an input signal at pins  $\overline{\text{IRQ7}}$  to  $\overline{\text{IRQ0}}$ . Interrupts IRQ7 to IRQ0 have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins IRQ7 to IRQ0.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- The interrupt priority level can be set with the IPR registers.
- The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 3.1.



Figure 3.1 Block Diagram of Interrupts IRQ7 to IRQ0





Figure 3.2 Timing of IRQnF Setting

The vector numbers for IRQ7 to IRQ0 interrupt exception handling are 23 to 16.

Detection of IRQ7 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. When a pin is used as an external interrupt input pin, clear the corresponding DDR bit to 0 and do not use the pin as an I/O pin for another function.

## 3.3.2 Internal Interrupts

There are 43 sources for internal interrupts from on-chip supporting modules.

- 1. For each on-chip supporting module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If any one of these is set to 1, an interrupt request is issued to the interrupt controller.
- 2. The interrupt priority level can be set by means of the IPR registers.
- 3. The DTC can be activated by a TPU, SCI, or other interrupt request. When the DTC is activated by an interrupt, the interrupt control mode and interrupt mask bits have no effect.

## 3.3.3 Interrupt Exception Vector Table

Table 3.3 shows interrupt sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority. The DTC can be activated by an interrupt request.

Priorities among modules can be set by means of the IPR registers. The situation when two or more modules are set to the same priority, and priorities within a module, are fixed as shown in table 3.3.

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*	IPR	Priority	DTC Activation
Power-on reset		0	H'0000	_	High	_
Reserved		1	H'0004	_		
Reserved for system		2	H'0008	_	T	
use		3	H'000C	_		
		4	H'0010	_		
Trace		5	H'0014	_		
Reserved for system use		6	H'0018	_		
NMI	External pin	7	H'001C	_		
Trap instruction		8	H'0020	_		
(4 sources)		9	H'0024	_		
		10	H'0028	_		
		11	H'002C	_		
Reserved for system		12	H'0030	_		
use		13	H'0034	_		
		14	H'0038	_		
		15	H'003C	_		
IRQ0	External pin	16	H'0040	IPRA6 to IPRA4	_	0
IRQ1	_	17	H'0044	IPRA2 to IPRA0	-	0
IRQ2	_	18	H'0048	IPRB6 to IPRB4	-	0
IRQ3	_	19	H'004C	_		0
IRQ4	_	20	H'0050	IPRB2 to IPRB0	_	0
IRQ5	_	21	H'0054	_		0
IRQ6	_	22	H'0058	IPRC6 to IPRC4	-	0
IRQ7		23	H'005C		Low	0

## Table 3.3 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*	IPR	Priority	DTC Activation
SWDTEND (software- activated data transfer end)	DTC	24	H'0060	IPRC2 to IPRC0	High	0
WOVI (interval timer)	Watchdog timer	25	H'0064	IPRD6 to IPRD4	-	_
Reserved		26	H'0068	IPRD2 to IPRD0	-	_
Reserved		27	H'006C	IPRE6 to IPRE4	-	_
ADI (A/D conversion end)	A/D	28	H'0070	IPRE2 to IPRE0	-	0
Reserved	_	29	H'0074	_		_
		30	H'0078	_		
		31	H'007C	_		
TGI0A (TGR0A input capture/compare match)	TPU channel 0	32	H'0080	IPRF6 to IPRF4	-	0
TGI0B (TGR0B input capture/compare match)	-	33	H'0084	-		0
TGI0C (TGR0C input capture/compare match)	-	34	H'0088	_		0
TGI0D (TGR0D input capture/compare match)	-	35	H'008C	_		0
TCI0V (overflow 0)	-	36	H'0090	_		_
Reserved	—	37	H'0094	-		_
		38	H'0098	_		
		39	H'009C		Low	

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*	IPR	Priority	DTC Activation
TGI1A (TGR1A input capture/compare match)	TPU channel 1	40	H'00A0	IPRF2 to IPRF0	High	0
TGI1B (TGR1B input capture/compare match)	_	41	H'00A4	_		0
TCI1V (overflow 1)	_	42	H'00A8	_		_
TCI1U (underflow 1)	_	43	H'00AC	_		_
TGI2A (TGR2A input capture/compare match)	TPU channel 2	44	H'00B0	IPRG6 to IPRG4	-	0
TGI2B (TGR2B input capture/compare match)	_	45	H'00B4	_		0
TCI2V (overflow 2)	_	46	H'00B8	-		_
TCI2U (underflow 2)	_	47	H'00BC	_		_
TGI3A (TGR3A input capture/compare match)	TPU channel 3	48	H'00C0	IPRG2 to IPRG0	-	0
TGI3B (TGR3B input capture/compare match)	_	49	H'00C4	_		0
TGI3C (TGR3C input capture/compare match)	_	50	H'00C8	_		0
TGI3D (TGR3D input capture/compare match)	_	51	H'00CC	_		0
TCI3V (overflow 3)	_	52	H'00D0	_		
Reserved		53	H'00D4	_		_
		54	H'00D8	_		
		55	H'00DC		Low	

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*	IPR	Priority	DTC Activation
TGI4A (TGR4A input capture/compare match)	TPU channel 4	56	H'00E0	IPRH6 to IPRH4	High	0
TGI4B (TGR4B input capture/compare match)	_	57	H'00E4	_		0
TCI4V (overflow 4)	_	58	H'00E8	-		_
TCI4U (underflow 4)	_	59	H'00EC	_		_
TGI5A (TGR5A input capture/compare match)	TPU channel 5	60	H'00F0	IPRH2 to IPRH0	-	0
TGI5B (TGR5B input capture/compare match)	_	61	H'00F4	_		0
TCI5V (overflow 5)	_	62	H'00F8	-		_
TCI5U (underflow 5)	_	63	H'00FC	_		_
CMIA0 (compare match A)	8-bit timer channel 0	64	H'0100	IPRI6 to IPRI4	-	0
CMIB0 (compare match B)	_	65	H'0104	_		0
OVI0 (overflow 0)	_	66	H'0108	_		_
Reserved	_	67	H'010C			_
CMIA1 (compare match A)	8-bit timer channel 1	68	H'0110	IPRI2 to IPRI0		0
CMIB1 (compare match B)	_	69	H'0114	_		0
OVI1 (overflow 1)		70	H'0118	_		
Reserved	_	71	H'011C		Low	

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*	IPR	Priority	DTC Activation
Reserved	_	72	H'0120	IPRJ6 to IPRJ4	High A	_
		73	H'0124	_		
		74	H'0128	-		
		75	H'012C	_		
		76	H'0130	_		
		77	H'0134	_		
		78	H'0138	_		
		79	H'013C	_	_	
ERI0 (receive error 0)	SCI channel 0	80	H'0140	IPRJ2 to IPRJ0		_
RXI0 (receive-data-full 0)	-	81	H'0144	_		0
TXI0 (transmit-data- empty 0)	_	82	H'0148	_		0
TEI0 (transmit end 0)	-	83	H'014C	_		_
ERI1 (receive error 1)	SCI channel 1	84	H'0150	IPRK6 to IPRK4	-	_
RXI1 (receive-data-full 1)	_	85	H'0154	_		0
TXI1 (transmit-data- empty 1)	_	86	H'0158	_		0
TEI1 (transmit end 1)	-	87	H'015C	_		_
Reserved		88	H'0160	IPRK2 to IPRK0	-	_
		89	H'0164	-		
		90	H'0168	-		
		91	H'016C	_	Low	

Note: \* Lower 16 bits of the start address.

## 3.4 Interrupt Control Modes and Interrupt Operation

Interrupt operations in the H8S/2319 and H8S/2318 Series differ depending on the interrupt control mode.

NMI interrupts are accepted at all times except in the reset state and the hardware standby state. In the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bit is set to 1 are controlled by the interrupt controller.

The interrupt control modes are shown in table 3.4, the interrupts selected in each interrupt control mode in tables 3.5 and 3.6, and operations and control signal functions in each interrupt control mode in table 3.7.

The interrupt controller performs interrupt control according to the interrupt control mode set by the INTM1 and INTM0 bits in SYSCR, the priorities set in the IPR registers, and the masking state indicated by the I bit in the CPU's CCR and bits I2 to I0 in EXR.

Interrupt Control Mode	INTM1	INTMO	Priority Setting Registers	Interrupt Mask Bits	Description
0	0	0	_	Ι	Interrupt mask control is performed by the I bit.
_		1	_	_	Setting prohibited
2	1	0	IPR	12 to 10	8-level interrupt mask control is performed by bits I2 to I0.
					8 priority levels can be set with IPR.
_	_	1			Setting prohibited

## Table 3.4 Interrupt Control Modes

#### Table 3.5 Interrupts Selected in Each Interrupt Control Mode (1)

Interrupt Control	Interrupt Mask Bits	
Mode	I	Selected Interrupts
0	0	All interrupts
	1	NMI interrupts
2	*	All interrupts

\*: Don't care

Interrupt Control Mode	Selected Interrupts
0	All interrupts
2	Highest-priority-level (IPR) interrupt with priority level greater than the mask level (IPR > I2 to I0)

## Table 3.6 Interrupts Selected in Each Interrupt Control Mode (2)

#### Table 3.7 Operations and Control Signal Functions in Each Interrupt Control Mode

Interrupt	Settings		Interrupt Acceptance Control		8-Level Control			_ Default Priority	т
Control Mode	INTM1	INTM0		I		l2 to l0	IPR	Determination	(Trace)
0	0	0	0	IM	х	_	<u>*</u> * <sup>2</sup>	0	_
2	1	0	х	* <sup>1</sup>	0	IM	PR	0	Т

Legend

O: Interrupt operation control performed

x: No operation (all interrupts enabled)

IM: Used as interrupt mask bit

PR: Sets priority

—: Not used

Notes: 1. Set to 1 when interrupt is accepted.

2. Keep the initial setting.

## 3.5 Interrupt Response Times

The H8S/2319 and H8S/2318 Series are capable of fast word access to on-chip memory, and the program area is provided in on-chip ROM and the stack area in on-chip RAM, enabling high-speed processing.

Table 3.8 shows interrupt response times—the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The execution phase symbols used in table 3.8 are explained in table 3.9.

		Adv	anced Mode
No.	Execution Phase	INTM1 = 0	INTM1 = 1
1	Interrupt priority determination*1	3	3
2	Number of wait states until executing instruction ends* <sup>2</sup>	1 to (19 + 2 · S <sub>I</sub> )	1 to $(19 + 2 \cdot S_1)$
3	PC, CCR, and EXR stacking	2 · S <sub>K</sub>	$3 \cdot S_{\kappa}$
4	Vector fetch	2 · S <sub>1</sub>	$2 \cdot S_1$
5	Instruction fetch* <sup>3</sup>	2 · S <sub>1</sub>	2 · S <sub>1</sub>
6	Internal processing*4	2	2
Total (	when using on-chip memory)	12 to 32	13 to 33

#### Table 3.8 Interrupt Response Times

Notes: 1. Two states in case of internal interrupt.

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 4. Internal processing after interrupt acceptance and internal processing after vector fetch.

## Table 3.9 Number of States in Interrupt Handling Routine Execution Phases

	Access To							
			Exter	nal Device				
Symbol		8-	Bit Bus	16-Bit Bus				
	Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access			
Instruction fetch S <sub>1</sub>	1	4	6 + 2m	2	3 + m			
Branch address read S <sub>J</sub>								
Stack manipulation $S_{\kappa}$								
Legend								

m: Number of wait states in an external device access

## **3.6 DTC Activation by Interrupt**

#### 3.6.1 Overview

In the H8S/2319 and H8S/2318 Series, the DTC can be activated by an interrupt. In this case, the following options are available:

- 1. Interrupt request to CPU
- 2. Activation request to DTC
- 3. Selection of a number of the above

See table 3.3 for the interrupt requests that can be used to activate the DTC. For details, see section 6, Data Transfer Controller, in the Hardware Manual.

#### 3.6.2 Block Diagram

Figure 3.3 shows a block diagram of the DTC and interrupt controller.



Figure 3.3 Interrupt Control for DTC

#### 3.6.3 Operation

The interrupt controller has three main functions in DTC control, as described below.

**Selection of Interrupt Source:** For interrupt sources, it is possible to select DTC activation request or CPU interrupt request with the DTCE bit in DTC registers DTCERA to DTCERE.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit in the DTC's MRB register.

When the DTC has performed the specified number of data transfers and the transfer counter value is 0, the DTCE bit is cleared to 0 after the DTC data transfer and an interrupt request is sent to the CPU.

**Determination of Priority:** The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See table 3.10, Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs, for the respective priorities.
Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*	Priority
Write to DTVECR	Software	DTVECR	H'0400 + (DTVECR [6:0]<<1)	_	High
IRQ0	External pin	16	H'0420	DTCEA7	_
IRQ1		17	H'0422	DTCEA6	_
IRQ2		18	H'0424	DTCEA5	_
IRQ3		19	H'0426	DTCEA4	_
IRQ4		20	H'0428	DTCEA3	_
IRQ5		21	H'042A	DTCEA2	_
IRQ6		22	H'042C	DTCEA1	_
IRQ7		23	H'042E	DTCEA0	-
ADI (A/D conversion end)	A/D	28	H'0438	DTCEB6	_
TGI0A (GR0A compare match/input capture)	TPU channel 0	32	H'0440	DTCEB5	_
TGI0B (GR0B compare match/input capture)		33	H'0442	DTCEB4	_
TGI0C (GR0C compare match/input capture)		34	H'0444	DTCEB3	_
TGI0D (GR0D compare match/input capture)		35	H'0446	DTCEB2	_
TGI1A (GR1A compare match/input capture)	TPU channel 1	40	H'0450	DTCEB1	_
TGI1B (GR1B compare match/input capture)		41	H'0452	DTCEB0	_
TGI2A (GR2A compare match/input capture)	TPU channel 2	44	H'0458	DTCEC7	
TGI2B (GR2B compare match/input capture)		45	H'045A	DTCEC6	Low

### Table 3.10 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*	Priority
TGI3A (GR3A compare match/input capture)	TPU channel 3	48	H'0460	DTCEC5	High
TGI3B (GR3B compare match/input capture)	_	49	H'0462	DTCEC4	
TGI3C (GR3C compare match/input capture)	_	50	H'0464	DTCEC3	_
TGI3D (GR3D compare match/input capture)	_	51	H'0466	DTCEC2	_
TGI4A (GR4A compare match/input capture)	TPU channel 4	56	H'0470	DTCEC1	_
TGI4B (GR4B compare match/input capture)	_	57	H'0472	DTCEC0	_
TGI5A (GR5A compare match/input capture)	TPU channel 5	60	H'0478	DTCED5	_
TGI5B (GR5B compare match/input capture)	_	61	H'047A	DTCED4	_
CMIA0	8-bit timer	64	H'0480	DTCED3	_
CMIB0	channel 0	65	H'0482	DTCED2	_
CMIA1	8-bit timer	68	H'0488	DTCED1	_
CMIB1	channel 1	69	H'048A	DTCED0	_
RXI0 (receive-data-full 0)	SCI	81	H'04A2	DTCEE3	
TXI0 (transmit-data-empty 0)	channel 0	82	H'04A4	DTCEE2	
RXI1 (receive-data-full 1)	SCI	85	H'04AA	DTCEE1	_ ↓
TXI1 (transmit-data-empty 1)	channel 1	86	H'04AC	DTCEE0	Low

Note: \* DTCE bits with no corresponding interrupt are reserved, and should be written with 0.

**Operation Order:** If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

Table 3.11 summarizes interrupt source selection and interrupt source clearance control according to the setting of the DTCE bit of DTC registers DTCERA to DTCERE and the DISEL bit in the DTC's MRB register.

	Settings			
	DTC	Interrupt Source Selection/Clearing Co		
DTCE	DISEL	DTC	CPU	
0	*	Х	$\bigcirc$	
1	0	O	Х	
	1	0	0	

### Table 3.11 Interrupt Source Selection and Clearing Control

Legend

 $\bigcirc$ : The relevant interrupt is used. Interrupt source clearing is performed.

(The CPU should clear the source flag in the interrupt handling routine.)

 $\bigcirc$ : The relevant interrupt is used. The interrupt source is not cleared.

X: The relevant bit cannot be used.

\*: Don't care

**Usage Note:** SCI and A/D converter interrupt sources are cleared when the DTC reads or writes to the prescribed register, and are not dependent on the DISEL bit.

# Section 4 Bus Controller

## 4.1 Overview

The H8S/2319 and H8S/2318 Series have an on-chip bus controller (BSC) that manages the external address space divided into eight areas. The bus specifications, such as bus width and number of access states, can be set independently for each area, enabling multiple memories to be connected easily.

The bus controller also has a bus arbitration function, and controls the operation of the internal bus masters—the CPU and data transfer controller (DTC).

### 4.1.1 Features

The features of the bus controller are listed below.

- Manages external address space in area units
  - In advanced mode, manages the external space as 8 areas of 2 Mbytes
  - Bus specifications can be set independently for each area
  - Burst ROM interfaces can be set
- Basic bus interface
  - Chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) can be output for areas 0 to 7
  - 8-bit access or 16-bit access can be selected for each area
  - 2-state access or 3-state access can be selected for each area
  - Program wait states can be inserted for each area
- Burst ROM interface
  - Burst ROM interface can be set for area 0
  - Selection of 1- or 2-state burst access
- Idle cycle insertion
  - An idle cycle can be inserted in case of external read cycles in different areas
  - An idle cycle can be inserted in case of an external write cycle immediately after an external read cycle
- Bus arbitration function
  - Includes a bus arbiter that arbitrates bus mastership between the CPU and DTC
- Other features
  - External bus release function



Figure 4.1 Block Diagram of Bus Controller

### 4.1.3 Pin Configuration

Table 4.1 summarizes the pins of the bus controller.

Table 4.1	<b>Bus Controller Pins</b>
-----------	----------------------------

Name	Symbol	I/O	Function
Address strobe	AS	Output	Strobe signal indicating that address output on address bus is enabled.
Read	RD	Output	Strobe signal indicating that external space is being read.
High write	HWR	Output	Strobe signal indicating that external space is to be written, and upper half (D15 to D8) of data bus is enabled.
Low write	LWR	Output	Strobe signal indicating that external space is to be written, and lower half (D7 to D0) of data bus is enabled.
Chip select 0	CS0	Output	Strobe signal indicating that area 0 is selected.
Chip select 1	CS1	Output	Strobe signal indicating that area 1 is selected.
Chip select 2	CS2	Output	Strobe signal indicating that area 2 is selected.
Chip select 3	CS3	Output	Strobe signal indicating that area 3 is selected.
Chip select 4	CS4	Output	Strobe signal indicating that area 4 is selected.
Chip select 5	CS5	Output	Strobe signal indicating that area 5 is selected.
Chip select 6	CS6	Output	Strobe signal indicating that area 6 is selected.
Chip select 7	CS7	Output	Strobe signal indicating that area 7 is selected.
Wait	WAIT	Input	Wait request signal when accessing external 3- state access space.
Bus request	BREQ	Input	Request signal for release of bus to external device.
Bus request acknowledge	BACK	Output	Acknowledge signal indicating that bus has been released.
Bus request output	BREQO	Output	External bus request signal used when internal bus master accesses external space when external bus is released.

### 4.1.4 Register Configuration

Table 4.2 summarizes the registers of the bus controller.

### Table 4.2Bus Controller Registers

			Initial Value	
Name	Abbreviation	R/W	Reset	Address*1
Bus width control register	ABWCR	R/W	H'FF/H'00* <sup>2</sup>	H'FED0
Access state control register	ASTCR	R/W	H'FF	H'FED1
Wait control register H	WCRH	R/W	H'FF	H'FED2
Wait control register L	WCRL	R/W	H'FF	H'FED3
Bus control register H	BCRH	R/W	H'D0	H'FED4
Bus control register L	BCRL	R/W	H'3C	H'FED5

Notes: 1. Lower 16 bits of the address.

2. Determined by the MCU operating mode.

## 4.2 **Register Descriptions**

Bit :	7	6	5	4	3	2	1	0
	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 5 to 7								
Initial value :	1	1	1	1	1	1	1	1
R/W :	R/W							
Mode 4								
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W							

### 4.2.1 Bus Width Control Register (ABWCR)

ABWCR is an 8-bit readable/writable register that designates each area as either 8-bit access space or 16-bit access space.

ABWCR sets the data bus width for the external memory space. The bus width for on-chip memory and internal I/O registers is fixed regardless of the settings in ABWCR.

After a reset and in hardware standby mode, ABWCR is initialized to H'FF in modes 5 to 7\*, and to H'00 in mode 4. It is not initialized in software standby mode.

Note: \* Modes 6 and 7 cannot be used in the ROMless version.

Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select whether the corresponding area is to be designated as 8-bit access space or 16-bit access space.

Bit n ABWn	Description
0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access
(n = 7  to  0)	

#### 4.2.2 Access State Control Register (ASTCR)

Bit	:	7	6	5	4	3	2	1	0
	ſ	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial va	lue :	1	1	1	1	1	1	1	1
R/W	:	R/W							

ASTCR is an 8-bit readable/writable register that designates each area as either 2-state access space or 3-state access space.

ASTCR sets the number of access states for the external memory space. The number of access states for on-chip memory and internal I/O registers is fixed regardless of the settings in ASTCR.

ASTCR is initialized to H'FF by a reset, and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the corresponding area is to be designated as 2-state access space or 3-state access space.

Wait state insertion is enabled or disabled at the same time.

Bit n ASTn	Description	
0	Area n is designated for 2-state access	
	Wait state insertion in area n external space access is disabled	
1	Area n is designated for 3-state access	(Initial value)
	Wait state insertion in area n external space access is enabled	
(n - 7 to 0)		

(n = 7 to 0)

### 4.2.3 Wait Control Registers H and L (WCRH, WCRL)

WCRH and WCRL are 8-bit readable/writable registers that select the number of program wait states for each area.

Program waits are not inserted in on-chip memory or internal I/O register access.

WCRH and WCRL are initialized to H'FF by a reset, and in hardware standby mode. They are not initialized in software standby mode.

#### WCRH

Bit	:	7	6	5	4	3	2	1	0
		W71	W70	W61	W60	W51	W50	W41	W40
Initial va	lue :	1	1	1	1	1	1	1	1
R/W	:	R/W							

**Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70):** These bits select the number of program wait states when area 7 in external space is accessed while the AST7 bit in ASTCR is set to 1.

Bit 7 W71	Bit 6 W70	Description
0	0	Program wait not inserted when external space area 7 is accessed
	1	1 program wait state inserted when external space area 7 is accessed
1	0	2 program wait states inserted when external space area 7 is accessed
	1	3 program wait states inserted when external space area 7 is accessed (Initial value)

Bits 5 and 4—Area 6 Wait Control 1 and 0 (W61, W60): These bits select the number of program wait states when area 6 in external space is accessed while the AST6 bit in ASTCR is set to 1.

Bit 5 W61	Bit 4 W60	Description
0	0	Program wait not inserted when external space area 6 is accessed
	1	1 program wait state inserted when external space area 6 is accessed
1	0	2 program wait states inserted when external space area 6 is accessed
	1	3 program wait states inserted when external space area 6 is accessed (Initial value)

Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50): These bits select the number of program wait states when area 5 in external space is accessed while the AST5 bit in ASTCR is set to 1.

Bit 3 W51	Bit 2 W50	Description
0	0	Program wait not inserted when external space area 5 is accessed
	1	1 program wait state inserted when external space area 5 is accessed
1	0	2 program wait states inserted when external space area 5 is accessed
	1	3 program wait states inserted when external space area 5 is accessed (Initial value)

Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the number of program wait states when area 4 in external space is accessed while the AST4 bit in ASTCR is set to 1.

Bit 1 W41	Bit 0 W40	Description
0	0	Program wait not inserted when external space area 4 is accessed
	1	1 program wait state inserted when external space area 4 is accessed
1	0	2 program wait states inserted when external space area 4 is accessed
	1	3 program wait states inserted when external space area 4 is accessed (Initial value)

WCRL

Bit	:	7	6	5	4	3	2	1	0
		W31	W30	W21	W20	W11	W10	W01	W00
Initial value :		1	1	1	1	1	1	1	1
R/W	:	R/W							

Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the number of program wait states when area 3 in external space is accessed while the AST3 bit in ASTCR is set to 1.

Bit 7 W31	Bit 6 W30	Description
0	0	Program wait not inserted when external space area 3 is accessed
	1	1 program wait state inserted when external space area 3 is accessed
1	0	2 program wait states inserted when external space area 3 is accessed
	1	3 program wait states inserted when external space area 3 is accessed (Initial value)

Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the number of program wait states when area 2 in external space is accessed while the AST2 bit in ASTCR is set to 1.

Bit 5 W21	Bit 4 W20	Description
0	0	Program wait not inserted when external space area 2 is accessed
	1	1 program wait state inserted when external space area 2 is accessed
1 0 2 program wait states inserted		2 program wait states inserted when external space area 2 is accessed
_	1	3 program wait states inserted when external space area 2 is accessed (Initial value)

Bits 3 and 2—Area 1 Wait Control 1 and 0 (W11, W10): These bits select the number of program wait states when area 1 in external space is accessed while the AST1 bit in ASTCR is set to 1.

Bit 3 W11	Bit 2 W10	Description
0	0	Program wait not inserted when external space area 1 is accessed
	1	1 program wait state inserted when external space area 1 is accessed
1	0	2 program wait states inserted when external space area 1 is accessed
	1	3 program wait states inserted when external space area 1 is accessed (Initial value)

Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00): These bits select the number of program wait states when area 0 in external space is accessed while the AST0 bit in ASTCR is set to 1.

Bit 1 W01	Bit 0 W00	Description
0	0	Program wait not inserted when external space area 0 is accessed
	1	1 program wait state inserted when external space area 0 is accessed
1	0	2 program wait states inserted when external space area 0 is accessed
	1	3 program wait states inserted when external space area 0 is accessed (Initial value)

### 4.2.4 Bus Control Register H (BCRH)

Bit	:	7	6	5	4	3	2	1	0
		ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	—	—	—
Initial value :		1	1	0	1	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle cycle insertion, and the memory interface for area 0.

BCRH is initialized to H'D0 by a reset, and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Idle Cycle Insert 1 (ICIS1):** Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read cycles are performed in different areas.

Bit 7 ICIS1	Description
0	Idle cycle not inserted in case of successive external read cycles in different areas.
1	Idle cycle inserted in case of successive external read cycles in different areas. (Initial value)

**Bit 6—Idle Cycle Insert 0 (ICIS0):** Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read and external write cycles are performed.

Bit 6 ICIS0	Description			
0	Idle cycle not inserted in case of successive external read and external write cycles.			
1	Idle cycle inserted in case of successive external read and external write cycles. (Initial value)			

**Bit 5—Burst ROM Enable (BRSTRM):** Selects whether area 0 is used as a burst ROM interface area.

# Bit 5

BRSTRM	Description	
0	Area 0 is basic bus interface area	(Initial value)
1	Area 0 is burst ROM interface area	

**Bit 4—Burst Cycle Select 1 (BRSTS1):** Selects the number of burst cycles for the burst ROM interface.

Bit 4		
BRSTS1	Description	
0	Burst cycle comprises 1 state	
1	Burst cycle comprises 2 states	(Initial value)

**Bit 3—Burst Cycle Select 0 (BRSTS0):** Selects the number of words that can be accessed in a burst access on the burst ROM interface.

Bit 3 BRSTS0	Description	
0	Max. 4 words in burst access	(Initial value)
1	Max. 8 words in burst access	

Bits 2 to 0—Reserved: Only 0 should be written to these bits.

### 4.2.5 Bus Control Register L (BCRL)

Bit	:	7	6	5	4	3	2	1	0
	ſ	BRLE	BREQOE	EAE		—			WAITE
Initial va	alue :	0	0	1	1	1	1	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRL is an 8-bit readable/writable register that performs selection of the external bus-released state protocol, selection of the area partition unit, and enabling or disabling of  $\overline{WAIT}$  pin input.

BCRL is initialized to H'3C by a reset, and in hardware standby mode. It is not initialized in software standby mode.

Bit 7-Bus Release Enable (BRLE): Enables or disables external bus release.

Bit 7 BRLE	Description
0	External bus release disabled. $\overline{\text{BREQ}}$ , $\overline{\text{BACK}}$ , and $\overline{\text{BREQO}}$ pins can be used as I/O ports (Initial value)
1	External bus release enabled

**Bit 6—BREQO Pin Enable (BREQOE):** Outputs a signal that requests the external bus master to drop the bus request signal ( $\overline{BREQ}$ ) in the external bus-released state or when an internal bus master performs an external space access.

Bit 6 BREQOE	Description	
0	BREQO output disabled. BREQO pin can be used as I/O port	(Initial value)
1	BREQO output enabled	

**Bit 5—External Address Enable (EAE):** Designates addresses H'010000 to H'03FFFF\* as either internal or external addresses.

Note: \* H'010000 to H'05FFFF in the H8S/2315. H'010000 to H'07FFFF in the H8S/2319.

	Description					
Bit 5 EAE	H8S/2319, H8S/2318, H8S/2315	H8S/2317	H8S/2316, H8S/2313, H8S/2311			
0	On-chip ROM	Addresses H'010000 to H'01FFFF are on-chip ROM and addresses H'020000 to H'03FFFF are reserved area* <sup>1</sup>	Reserved area*1			
1	Addresses H'010000 to or reserved area*1 in s	D H'03FFFF* <sup>2</sup> are external addresses in e ingle-chip mode	external expanded mode			
Notes: 7	1. Do not access a reser	ved area.				

2. H'010000 to H'05FFFF in the H8S/2315. H'010000 to H'07FFFF in the H8S/2319.

Bits 4 to 2—Reserved: Only 1 should be written to these bits.

Bit 1—Reserved: Only 0 should be written to this bit.

**Bit 0—WAIT Pin Enable (WAITE):** Selects enabling or disabling of wait input by the  $\overline{WAIT}$  pin.

### Bit 0

WAITE	Description	
0	Wait input by $\overline{\text{WAIT}}$ pin disabled. $\overline{\text{WAIT}}$ pin can be used as I/O port	(Initial value)
1	Wait input by $\overline{WAIT}$ pin enabled	

## 4.3 Overview of Bus Control

### 4.3.1 Area Partitioning

In advanced mode, the bus controller partitions the 16-Mbyte address space into eight areas, 0 to 7, in 2-Mbyte units, and performs bus control for external space in area units. Figure 4.2 shows an outline of the memory map.

Chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) can be output for each area.



Figure 4.2 Area Partitioning

### 4.3.2 Bus Specifications

The external space bus specifications consist of three elements: (1) bus width, (2) number of access states, and (3) number of program wait states.

The bus width and number of access states for on-chip memory and internal I/O registers are fixed, and are not affected by the bus controller.

**Bus Width:** A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit bus is selected functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16-bit access, 16-bit bus mode is always set. When the burst ROM interface is selected, 16-bit bus mode is always set.

**Number of Access States:** Two or three access states can be selected with ASTCR. An area for which 2-state access is selected functions as a 2-state access space, and an area for which 3-state access is selected functions as a 3-state access space.

With the burst ROM interface, the number of access states may be determined without regard to ASTCR.

When 2-state access space is designated, wait insertion is disabled.

**Number of Program Wait States:** When 3-state access space is designated by ASTCR, the number of program wait states to be inserted automatically is selected with WCRH and WCRL. From 0 to 3 program wait states can be selected.

Table 4.3 shows the bus specifications for each basic bus interface area.

ABWCR	ASTCR	WCRH, WCRL		Bus Specifications (Basic Bus Interface)		
ABWn	ASTn	Wn1	Wn0	Bus Width	Access States	Program Wait States
0	0	_	_	16	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1			3
1	0		—	8	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1	•		3

 Table 4.3
 Bus Specifications for Each Area (Basic Bus Interface)

### 4.3.3 Memory Interfaces

The memory interfaces of the H8S/2319 and H8S/2318 Series comprise a basic bus interface that allows direct connection of ROM, SRAM, and so on; and a burst ROM interface that allows direct connection of burst ROM(only area 0).

An area for which the basic bus interface is designated functions as normal space, and an area for which the burst ROM interface is designated functions as burst ROM space.

### 4.3.4 Advanced Mode

The initial state of each area is basic bus interface, 3-state access space. The initial bus width is selected according to the operating mode. The bus specifications described here cover basic items only, and the sections on each memory interface (4.4 and 4.5) should be referred to for further details.

**Area 0:** Area 0 includes on-chip ROM, and in expanded mode with on-chip ROM disabled, all of area 0 is external space. In expanded mode with on-chip ROM enabled, the space excluding on-chip ROM is external space.

When area 0 external space is accessed, the  $\overline{CS0}$  signal can be output.

Either basic bus interface or burst ROM interface can be selected for area 0.

Areas 1 to 6: In external expanded mode, all of area 1 to area 6 is external space.

When area 1 to 6 external space is accessed, the  $\overline{CS1}$  to  $\overline{CS6}$  pin signals can be output, respectively.

Only the basic bus interface can be used for areas 1 to 6.

**Area 7:** Area 7 includes the on-chip RAM and internal/O registers. In external expanded mode, the space excluding the on-chip RAM and internal/O registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space .

When area 7 external space is accessed, the  $\overline{CS7}$  signal can be output.

Only the basic bus interface can be used for the area 7 memory interface.

## 4.3.5 Chip Select Signals

The chip can output chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) to areas 0 to 7, the signal being driven low when the corresponding external space area is accessed.

Figure 4.3 shows an example of  $\overline{\text{CSn}}$  (n = 0 to 7) output timing.

Enabling or disabling of  $\overline{\text{CSn}}$  signal output is performed by setting the data direction register (DDR) bit for the port corresponding to the particular  $\overline{\text{CSn}}$  pin.

In expanded mode with on-chip ROM disabled, the  $\overline{\text{CS0}}$  pin is placed in the output state after a reset. Pins CS1 to CS7 are placed in the input state after a reset, and so the corresponding DDR bits should be set to 1 when outputting signals  $\overline{\text{CS1}}$  to  $\overline{\text{CS7}}$ .

In expanded mode with on-chip ROM enabled, pins  $\overline{CS0}$  to  $\overline{CS7}$  are all placed in the input state after a reset, and so the corresponding DDR bits should be set to 1 when outputting signals  $\overline{CS0}$  to  $\overline{CS7}$ .

For details, see section 5, I/O Ports.



Figure 4.3  $\overline{\text{CSn}}$  Signal Output Timing (n = 0 to 7)

### 4.4 Basic Bus Interface

#### 4.4.1 Overview

The basic bus interface enables direct connection of ROM, SRAM, and so on.

The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL. For details, see section 4.4, Basic Bus Interface, in the Hardware Manual.

### 4.4.2 Wait Control

When accessing external space , the chip can extend the bus cycle by inserting one or more wait states  $(T_w)$ . There are two ways of inserting wait states: program wait insertion and pin wait insertion using the  $\overline{WAIT}$  pin.

**Program Wait Insertion:** From 0 to 3 wait states can be inserted automatically between the  $T_2$  state and  $T_3$  state on an individual area basis in 3-state access space, according to the settings in WCRH and WCRL.

**Pin Wait Insertion:** Setting the WAITE bit in BCRL to 1 enables wait input by means of the  $\overline{\text{WAIT}}$  pin. When external space is accessed in this state, a program wait is first inserted in accordance with the settings in WCRH and WCRL. If the  $\overline{\text{WAIT}}$  pin is low at the falling edge of  $\emptyset$  in the last T<sub>2</sub> or T<sub>w</sub> state, another T<sub>w</sub> state is inserted. If the  $\overline{\text{WAIT}}$  pin is held low, T<sub>w</sub> states are inserted it goes high.

This is useful when inserting four or more  $T_w$  states, or when changing the number of  $T_w$  states for different external devices.

The WAITE bit setting applies to all areas.

Figure 4.4 shows an example of wait state insertion timing.



### Figure 4.4 Example of Wait State Insertion Timing

The settings after a reset are: 3-state access, 3 program wait state insertion, and WAIT input disabled.

## 4.5 Burst ROM Interface

### 4.5.1 Overview

With the H8S/2319 and H8S/2318 Series, external space area 0 can be designated as burst ROM space, and burst ROM interfacing performed. The burst ROM space interface enables 16-bit ROM with burst access capability to be accessed at high speed.

Area 0 can be designated as burst ROM space by means of the BRSTRM bit in BCRH. Consecutive burst accesses of a maximum or 4 words or 8 words can be performed for CPU instruction fetches only. One or two states can be selected for burst access.

### 4.5.2 Basic Timing

The number of states in the initial cycle (full access) of the burst ROM interface is determined by the setting of the AST0 bit in ASTCR. When the AST0 bit is set to 1, wait state insertion is also possible. One or two states can be selected for the burst cycle, according to the setting of the BRSTS1 bit in BCRH. Wait states cannot be inserted. When area 0 is designated as burst ROM space, it functions as 16-bit access space regardless of the setting of the ABW0 bit in ABWCR.

When the BRSTS0 bit in BCRH is cleared to 0, burst access of up to 4 words is performed; when the BRSTS0 bit is set to 1, burst access of up to 8 words is performed.

The basic access timing for burst ROM space is shown in figures 4.5 (a) and (b). The timing shown in figure 4.5 (a) is for the case where the AST0 and BRSTS1 bits are both set to 1, and that in figure 4.5 (b) is for the case where both these bits are cleared to 0.



Figure 4.5 (a) Example of Burst ROM Access Timing (When AST0 = BRSTS1= 1)



Figure 4.5 (b) Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 0)

### 4.5.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using the  $\overline{WAIT}$  pin can be used in the initial cycle (full access) on the burst ROM interface. See section 4.4.2, Wait Control.

Wait states cannot be inserted in a burst cycle.

## 4.6 Idle Cycle

### 4.6.1 Operation

When the H8S/2319 or H8S/2318 Series chip accesses external space, it can insert a 1-state idle cycle ( $T_1$ ) between bus cycles in the following two cases: (1) when read accesses in different areas occur consecutively, and (2) when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is possible, for example, to avoid data collisions between ROM, etc., with a long output floating time, and high-speed memory, I/O interfaces, and so on.

**Consecutive Reads in Different Areas:** If consecutive reads in different areas occur while the ICIS1 bit in BCRH is set to 1, an idle cycle is inserted at the start of the second read cycle. This is enabled in advanced mode.

Figure 4.6 shows an example of the operation in this case. In this example, bus cycle A is a read cycle for ROM with a long output floating time, and bus cycle B is a read cycle for SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs in bus cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted, and a data collision is prevented.



Figure 4.6 Example of Idle Cycle Operation (1)

Write after Read: If an external write occurs after an external read while the ICIS0 bit in BCRH is set to 1, an idle cycle is inserted at the start of the write cycle.

Figure 4.7 shows an example of the operation in this case. In this example, bus cycle A is a read cycle for ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an idle cycle is not inserted, and a collision occurs in bus cycle B between the read data from ROM and the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.



Figure 4.7 Example of Idle Cycle Operation (2)

**Relationship between Chip Select** ( $\overline{CS}$ ) **Signal and Read** ( $\overline{RD}$ ) **Signal:** Depending on the system's load conditions, the  $\overline{RD}$  signal may lag behind the  $\overline{CS}$  signal. An example is shown in figure 4.8.

In this case, with the setting for no idle cycle insertion (a), there may be a period of overlap between the bus cycle A  $\overline{RD}$  signal and the bus cycle B  $\overline{CS}$  signal.

Setting idle cycle insertion, as in (b), however, will prevent any overlap between the  $\overline{RD}$  and  $\overline{CS}$  signals.

In the initial state after reset release, idle cycle insertion (b) is set.



Figure 4.8 Relationship between Chip Select ( $\overline{CS}$ ) and Read ( $\overline{RD}$ )

### 4.6.2 Pin States in Idle Cycle

Table 4.4 shows the pin states in an idle cycle.

Pins	Pin State			
A23 to A0	Contents of following bus cycle			
D15 to D0	High impedance			
CSn	High			
ĀS	High			
RD	High			
HWR	High			
LWR	High			

### 4.7 Bus Release

#### 4.7.1 Overview

The H8S/2319 and H8S/2318 Series can release the external bus in response to a bus request from an external device. In the external bus-released state, the internal bus master continues to operate as long as there is no external access.

If an internal bus master wants to make an external access in the external bus-released state, it can issue a request off-chip for the bus request to be dropped.

### 4.7.2 Operation

In external expanded mode, the bus can be released to an external device by setting the BRLE bit in BCRL to 1. Driving the  $\overline{\text{BREQ}}$  pin low issues an external bus request to the H8S/2319 or H8S/2318 Series chip. When the  $\overline{\text{BREQ}}$  pin is sampled, at the prescribed timing the  $\overline{\text{BACK}}$  pin is driven low, and the address bus, data bus, and bus control signals are placed in the highimpedance state, establishing the external bus-released state.

In the external bus-released state, an internal bus master can perform accesses using the internal bus. When an internal bus master wants to make an external access, it temporarily defers activation of the bus cycle, and waits for the bus request from the external bus master to be dropped.

If the BREQOE bit in BCRL is set to 1, when an internal bus master wants to make an external access in the external bus-released state, the  $\overline{BREQO}$  pin is driven low and a request can be made off-chip to drop the bus request.

When the  $\overline{\text{BREQ}}$  pin goes high, the  $\overline{\text{BACK}}$  pin is driven high at the prescribed timing and the external bus-released state is terminated.

If an external bus release request and external access occur simultaneously, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

### 4.7.3 Pin States in External-Bus-Released State

Table 4.5 shows pin states in the external-bus-released state.

 Table 4.5
 Pin States in Bus-Released State

Pins	Pin State
A23 to A0	High impedance
D15 to D0	High impedance
CSn	High impedance
ĀS	High impedance
RD	High impedance
HWR	High impedance
LWR	High impedance

### 4.7.4 Transition Timing



Figure 4.9 shows the timing for transition to the bus-released state.

[3] BREQ pin state is still sampled in external-bus-released state.

- [4] High level of BREQ pin is sampled.
- [5] BACK pin is driven high, ending bus release cycle.
- [6] BREQO signal goes high 1.5 clocks after rise of BACK signal.

Note: \* Output only when BREQOE = 1.

#### Figure 4.9 Bus-Released State Transition Timing

### 4.7.5 Usage Note

If MSTPCR is set to H'FFFF or H'EFFF and a transition is made to sleep mode, the external bus release function will halt. Therefore, these settings should not be used.

### 4.8 Bus Arbitration

### 4.8.1 Overview

The H8S/2319 and H8S/2318 Series have a bus arbiter that arbitrates bus master operations.

There are two bus masters, the CPU and DTC which perform read/write operations when they have possession of the bus. Each bus master requests the bus by means of a bus request signal. The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by means of a bus request acknowledge signal. The selected bus master then takes possession of the bus and begins its operation.

#### 4.8.2 Operation

The bus arbiter monitors the bus masters' bus request signals, and if the bus is requested, sends a bus request acknowledge signal to the bus master making the request. If there are bus requests from more than one bus master, the bus request acknowledge signal is sent to the one with the highest priority. When a bus master receives the bus request acknowledge signal, it takes possession of the bus until that signal is canceled.

The order of priority of the bus masters is as follows:

(High) DTC > CPU (Low)

An external access by an internal bus master and external bus release can be executed in parallel.

If an external bus release request and an external access by an internal bus master occur simultaneously, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

#### 4.8.3 Bus Transfer Timing

Even if a bus request is received from a bus master with a higher priority than that of the bus master that has acquired the bus and is currently operating, the bus is not necessarily transferred immediately. There are specific times at which each bus master can relinquish the bus.

**CPU:** The CPU is the lowest-priority bus master, and if a bus request is received from the DTC, the bus arbiter transfers the bus to the bus master that issued the request. The timing for transfer of the bus is as follows:

- The bus is transferred at a break between bus cycles. However, if a bus cycle is executed in discrete operations, as in the case of a longword-size access, the bus is not transferred between the component operations. For details of times when the bus is not transferred, see appendix A.5, Bus States During Instruction Execution, in the Hardware Manual.
- If the CPU is in sleep mode, it transfers the bus immediately.

DTC: The DTC sends the bus arbiter a request for the bus when an activation request is generated.

The DTC can release the bus after a vector read, a register information read (3 states), a single data transfer, or a register information write (3 states). It does not release the bus during a register information read (3 states), a single data transfer, or a register information write (3 states).

### 4.8.4 Note on Use of External Bus Release

External bus release can be performed on completion of an external bus cycle. The  $\overline{\text{RD}}$  signal remain low until the end of the external bus cycle. Therefore, when external bus release is performed, the  $\overline{\text{RD}}$  signals may change from the low level to the high-impedance state.

### 4.9 Bus Controller Operation in a Reset

In a reset, the chip, including the bus controller, enters the reset state immediately, and any executing bus cycle is aborted.
# Section 5 I/O Ports

## 5.1 Overview

The H8S/2319 and H8S/2318 Series have 10 I/O ports (ports 1, 2, 3, and A to G), and one inputonly port (port 4).

Table 5.1 summarizes the port functions. The pins of each port also have other functions.

Each port includes a data direction register (DDR) that controls input/output (not provided for the input-only ports), a data register (DR) that stores output data, and a port register (PORT) used to read the pin states.

Ports A to E have a built-in MOS pull-up function, and in addition to DR and DDR, have a MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up.

Port 3 and port A include an open drain control register (ODR) that controls the on/off state of the output buffer PMOS.

Ports 1, A to F can drive a single TTL load and 50 pF capacitive load, and ports 2, 3, and G can drive a single TTL load and 30 pF capacitive load.

Ports 1, 2, and ports 34, 35 (only when used as IRQ inputs), ports F0 to F3 (only when used as IRQ inputs), ports G0 and G1 (only when used as IRQ inputs) are schmitt-triggered inputs.

Port	Description	Pins	Mode 4	Mode 5	Mode 6 <sup>*1</sup>	Mode 7*1	
Port 1	<ul> <li>8-bit I/O port</li> <li>Schmitt- triggered input</li> </ul>	P17/TIOCB2/TCLKD P16/TIOCA2 P15/TIOCB1/TCLKC P14/TIOCA1	Then BBR = 0. Input port aloo ranotioning				
		P13/TIOCD0/TCLKB/A23 P12/TIOCC0/TCLKA/A22 P11/TIOCB0/A21 P10/TIOCA0/A20					
			When DDR = 1 and A23E to A20E = 0: DR value output				
Port 2	<ul> <li>8-bit I/O port</li> <li>Schmitt- triggered input</li> </ul>	P27/TIOCB5/TMO1 P26/TIOCA5/TMO0 P25/TIOCB4/TMCI1 P24/TIOCA4/TMRI1 P23/TIOCD3/TMCI0 P22/TIOCC3/TMRI0 P21/TIOCB3 P20/TIOCA3	8-bit I/O port also functioning as TPU I/O pins (TIOCA3, TIOCB3, TIOCC3, TIOCD3, TIOCA4, TIOCB4, TIOCA5, TIOCB5), and 8-bit timer (channels 0 and 1) I/O pins (TMRI0, TMCI0, TMO0, TMRI1, TMCI1, TMO1)				
Port 3	<ul> <li>6-bit I/O port</li> <li>Open-drain output capability</li> <li>Schmitt- triggered input (IRQ5, IRQ4)</li> </ul>	P35/SCK1/IRQ5 P34/SCK0/IRQ4 P33/RxD1 P32/RxD0 P31/TxD1 P30/TxD0	6-bit I/O port also functioning as SCI (channels 0 and 1) I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, SCK1) and interrupt input pins (IRQ5, IRQ4)				

## Table 5.1Port Functions

Port	Description	Pins	Mode 4	Mode 5	Mode 6 <sup>*1</sup>	Mode 7 <sup>*1</sup>
Port 4	• 8-bit input port	P47/AN7/DA1 P46/AN6/DA0 P45/AN5 P44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0		AN0) and D/	ing as A/D con A converter and	
Port A	<ul> <li>4-bit I/O port</li> <li>Built-in MOS input pull-up</li> <li>Open-drain output capability</li> </ul>	PA3/A19 to PA0/A16	Address outp	Address output		I/O ports
Port B	<ul> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> </ul>	PB7/A15 to PB0/A8	Address outpo	Address output		I/O port
Port C	<ul> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> </ul>	PC7/A7 to PC0/A0	Address outpo	Address output		I/O port
Port D	<ul> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> </ul>	PD7/D15 to PD0/D8	Data bus inpu	t/output	1	I/O port

Port	Description	Pins	Mode 4	Mode 5	Mode 6 <sup>*1</sup>	Mode 7 <sup>*1</sup>	
Port E	<ul> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> </ul>	PE7/D7 to PE0/D0	In 8-bit bus mode: I/O port In 16-bit bus mode: data bus input/output			I/O port	
Port F	8-bit I/O port     Schmitt- triggered input (IRQ3 to IRQ0)	PF7/ø	When DDR = When DDR = ø output	0: input port 1 (after reset):		When DDR = 0 (after reset): input port When DDR = 1: ø output	
		PF6/AS	When ASOD = 1: I/O port When ASOD = 0: $\overline{AS}$ output			I/O port	
		PF5/RD PF4/HWR	RD, HWR out				
		PF3/LWR/IRQ3	/LWR/IRQ3       In 8-bit bus mode: When LWROD = 1, I/O port         In 16-bit bus mode: LWR output also functioning as interrupt input pin (IRQ3)				
		PF2/WAIT/IRQ2/BREQO		= 0, BRLE = 0 : I/O port also f pin (IRQ2)			
				nen WAITE = 1: $\overline{WAIT}$ input also actioning as interrupt input pin ( $\overline{IRQ2}$ )			
				= 0, BRLE = 1 tput also funct pin ( $\overline{IRQ2}$ )			
		PF1/BACK/IRQ1/CS5 PF0/BREQ/IRQ0/CS4		= 0 (after reset) interrupt input			
				= 1, PF1CS55 o functions as $\overline{0}$	·		
		When CS25E = 1, PF0CS4S = 1, a DDR = 1: Also functions as $\overline{CS4}$ ou					
			= 1: BREQ inpunctioning as in RQ0)				

Port	Description	Pins	Mode 4	Mode 5	Mode 6 <sup>*1</sup>	Mode 7*1
Port G	5-bit I/O port     Schmitt- triggered input (IRQ7, IRQ6)	PG4/CS0	When DDR = $0^{*2}$ : input port When DDR = $1^{*3}$ : $\overline{CS0}$ output			I/O port also functions as interrupt input pins (IRQ7, IRQ6) and A/D converter input pin (ADTRG)
		PG3/CS1/CS7       I/O port         When DDR = 1, CS167E = 1, and CSS17         = 0: Also functions as CS1 output         When DDR = 1, CS167E = 1, and CSS17         = 1: Also functions as CS7 output				
	PG2/CS2       I/O port         When DDR = 1 and CS25E = 1: Also functions as CS2 output         PG1/CS3/IRQ7/CS6       I/O port         When DDR = 1, CS25E = 1, and CSS36         0: Also functions as CS3 output         When DDR = 1, CS25E = 1, and CSS36         0: Also functions as CS3 output         When DDR = 1, CSS36 = 1, and CS167         = 1: Also functions as CS6 output and interrupt input pin (IRQ7)		= 1: Also	•		
			tput and CS167E			
		PG0/IRQ6/ ADTRG		unctioning as i d A/D converte		

Notes: 1. Modes 6 and 7 are not available on the ROMless version.

- 2. After a reset in mode 6
- 3. After a reset in mode 4 or 5

## 5.2 Port 1

## 5.2.1 Overview

Port 1 is an 8-bit I/O port. Port 1 pins also function as TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, and TIOCB2) and an address bus output function. Port 1 pin functions change according to the operating mode. The address output or port output function is selected according to the settings of bits A23E to A20E in PFCR1. Port 1 pins have Schmitt-trigger inputs.

Figure 5.1 shows the port 1 pin configuration.





### 5.2.2 Register Configuration

Table 5.2 shows the port 1 register configuration.

## Table 5.2Port 1 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 1 data direction register	P1DDR	W	H'00	H'FEB0
Port 1 data register	P1DR	R/W	H'00	H'FF60
Port 1 register	PORT1	R	Undefined	H'FF50
Port function control register 1	PFCR1	R/W	H'0F	H'FF45

Note: \* Lower 16 bits of the address.

## Port 1 Data Direction Register (P1DDR)

Bit	:	7	6	5	4	3	2	1	0
		P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

Setting a P1DDR bit to 1 makes the corresponding port 1 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P1DDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

Whether the address output pins maintain their output state or go to the high-impedance state in a transition to software standby mode is selected by the OPE bit in SBYCR.

## Port 1 Data Register (P1DR)

Bit	:	7	6	5	4	3	2	1	0
		P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W							

P1DR is an 8-bit readable/writable register that stores output data for the port 1 pins (P17 to P10).

P1DR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

## Port 1 Register (PORT1)

Bit	:	7	6	5	4	3	2	1	0
		P17	P16	P15	P14	P13	P12	P11	P10
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R
Note: * Determined by state of pins P17 to P10.									

PORT1 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port 1 pins (P17 to P10) must always be performed on P1DR.

If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read. If a port 1 read is performed while P1DDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORT1 contents are determined by the pin states, as P1DDR and P1DR are initialized. PORT1 retains its prior state after in software standby mode.

## Port Function Control Register 1 (PFCR1)

Bit	:	7	6	5	4	3	2	1	0
		CSS17	CSS36	PF1CS5S	PF0CS4S	A23E	A22E	A21E	A20E
Initial va	alue :	0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR1 is an 8-bit readable/writable register that performs I/O port control. PFCR1 is initialized to H'0F by a reset, and in hardware standby mode.

**Bit 7—CS17 Select (CSS17):** Selects whether  $\overline{CS1}$  or  $\overline{CS7}$  is output from the PG3 pin. For details see section 5.12 port G.

**Bit 6—CS36 Select (CSS36):** Selects whether  $\overline{CS3}$  or  $\overline{CS6}$  is output from the PG1 pin. For details, see section 5.12 port G.

**Bit 5—Port F1 Chip Select 5 Select (PF1CS5S):** Selects enabling or disabling of  $\overline{CS5}$  output. For details, see section 5.11 port F.

**Bit 4—Port F0 Chip Select 4 Select (PF0CS4S):** Selects enabling or disabling of  $\overline{CS4}$  output. For details, see section 5.11 port F.

Bit 3—Address 23 Enable (A23E): Enables or disables address output 23 (A23). This bit is valid in modes 4 to 6.

Bit 3 A23E	Description	
0	P13DR is output when P13DDR = 1	
1	A23 is output when P13DDR = 1	(Initial value)

**Bit 2—Address 22 Enable (A22E):** Enables or disables address output 22 (A22). This bit is valid in modes 4 to 6.

Bit 2 A22E	Description	
0	P12DR is output when P12DDR = 1	
1	A22 is output when P12DDR = 1	(Initial value)

**Bit 1—Address 21 Enable (A21E):** Enables or disables address output 21 (A21). This bit is valid in modes 4 to 6.

### Bit 1

A21E	Description	
0	P11DR is output when P11DDR = 1	
1	A21 is output when P11DDR = 1	(Initial value)

Bit 0—Address 20 Enable (A20E): Enables or disables address output 20 (A20). This bit is valid in modes 4 to 6.

#### Bit 0

A20E	Description	
0	P10DR is output when P10DDR = 1	
1	A20 is output when P10DDR = 1	(Initial value)

### 5.2.3 Pin Functions

Port 1 pins also function as TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, and TIOCB2) and address output pins (A23 to A20). Port 1 pin functions are shown in table 5.3.

### Table 5.3Port 1 Pin Functions

Pin	Selection Method and Pin Functions							
P17/TIOCB2/ TCLKD	The pin function is switched as shown below according to the combination of the TPU channel 2 setting by bits MD3 to MD0 in TMDR2, bits IOB3 to IOB0 ir TIOR2, bits CCLR1 and CCLR0 in TCR2, bits TPSC2 to TPSC0 in TCR0 and TCR5, and bit P17DDR.							
	TPU Channel 2 Setting	Table Below (1) Table Below (2)						
	P17DDR		0	1				
	Pin function	TIOCB2 output	P17 input	P17 output				
		TIOCB2 input *1						
	TCLKD input *2							

TPU Channel 2 Setting	(2)	(1)	(2)	(2)	(1)	(2)	
MD3 to MD0	B'0000	, B'01xx	B'0010		B'0011		
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		B'xx00 Other than B'xx00			
CCLR1, CCLR0					Other than B'10	B'10	
Output function		Output compare output		—	PWM mode 2 output		

x: Don't care

Notes: 1. TIOCB2 input when MD3 to MD0 = B'0000 or B'01xx and IOB3 = 1.

2. TCLKD input when the setting for either TCR0 or TCR5 is: TPSC2 to TPSC0 = B'111. TCLKD input when channels 2 and 4 are set to phase counting

mode (MD3 to MD0 = B'01xx).

P16/TIOCA2

Pin

The pin function is switched as shown below according to the combination of the TPU channel 2 setting by bits MD3 to MD0 in TMDR2, bits IOA3 to IOA0 in TIOR2, bits CCLR1 and CCLR0 in TCR2, and bit P16DDR.

TPU Channel 2 Setting	Table Below (1)	Table B	elow (2)	
P16DDR	—	0	1	
Pin function	TIOCA2 output	P16 input	P16 output	
		TIOCA2 input *1		

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0000	, B'01xx	B'001x	B'0011	B'0	011
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		Other than B'xx00		
CCLR1, CCLR0		—	_	—	Other than B'01	B'01
Output function	—	Output compare output		PWM mode 1 output * <sup>2</sup>	PWM mode 2 output	

x: Don't care

Notes: 1. TIOCA2 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 = 1. 2. TIOCB2 output is disabled.

Pin	Selection Method and Pin Functions							
P15/TIOCB1/ TCLKC	The pin function the TPU channe TIOR1, bits CCI TCR2, TCR4, a	l 1 setting _R1 and C	by bits MD CLR0 in T(	3 to MD0 i CR1, bits T	n TMDR1,	bits IO	B3 <sup>-</sup>	to IOB0 in
	TPU Channel 1 Setting	Τa	ble Below	(1)	Τa	able Bel	ow	(2)
	P15DDR	— 0					1	
	Pin function	TI	OCB1 outp	P15 input		P1	5 output	
					TI	OCB1 ir	nput	t * <sup>1</sup>
				TCLKC	input *2			
	L	L						
	TPU Channel 1 Setting	(2)	(1)	(2)	(2)	(1)		(2)
	MD3 to MD0	B'0000	, B'01xx	B'0010		B'001	1	
	IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to	_	B'xx00	Other	tha	an B'xx00

B'0111

Output

compare

output

CCLR1.

CCLR0

Output function

x: Don't care

B'10

Other

than B'10

PWM

mode 2

output

- Notes: 1. TIOCB1 input when MD3 to MD0 = B'0000 or B'01xx and IOB3 to IOB0 = B'10xx.
  - TCLKC input when the setting for either TCR0 or TCR2 is: TPSC2 to TPSC0 = B'110; or when the setting for either TCR4 or TCR5 is TPSC2 to TPSC0 = B'101. TCLKC input when channels 2 and 4 are set to phase counting mode (MD3 to MD0 = B'01xx).

P14/TIOCA1

Pin

The pin function is switched as shown below according to the combination of the TPU channel 1 setting by bits MD3 to MD0 in TMDR1, bits IOA3 to IOA0 in TIOR1, bits CCLR1 and CCLR0 in TCR1, and bit P14DDR.

TPU Channel 1 Setting	Table Below (1)	Table B	elow (2)	
P14DDR	—	0	1	
Pin function	TIOCA1 output	P14 input	P14 output	
		TIOCA1 input *1		

TPU Channel 1 Setting	(2)	(1)	(2)	(1)	(1)	(2)	
MD3 to MD0	B'0000	, B'01xx	B'001x	B'0010	B'0	011	
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		Oth	Other than B'xx00		
CCLR1, CCLR0		—	_	—	Other than B'01	B'01	
Output function	_	Output compare output		PWM mode 1 output* <sup>2</sup>	PWM mode 2 output		

x: Don't care

Notes: 1. TIOCA1 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 to IOA0 = B'10xx.

2. TIOCB1 output is disabled.

P13/TIOCD0/ TCLKB/A23

Pin

The pin function is switched as shown below according to the combination of the operating mode, TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOD3 to IOD0 in TIOR0L, and bits CCLR2 to CCLR0 in TCR0), bits TPSC2 to TPSC0 in TCR0 to TCR2, bit A23E in PFCR1, and bit P13DDR.

Operating Mode	Mode 7*1			Modes 4, 5, 6* <sup>1</sup>							
TPU Channel 0 Setting	Table Below (1)	Table Below (2)		E	Table Below (1)			Table Below (2)			
P13DDR	—	0	1	0	1		1		0		1
A23E	—		_	—	0 1		_	0	1		
Pin function	TIOCD0 output	P13 input	P13 output	TIOCD0 output	TIOCD0 output	A23 output	P13 input	P13 output	A23 output		
		TIOCD0 input* <sup>2</sup>					TIOCD0 input* <sup>2</sup>				
	TCLKE					ut* <sup>3</sup>					

TPU Channel 0 Setting	(2)	(1)	(2)	(2)	(1)	(2)	
MD3 to MD0	B'0	000	B'0010		B'0011		
IOD3 to IOD0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	—	B'xx00	B'xx00 Other than B'xx00		
CCLR2 to CCLR0	_	_	_	_	Other than B'110	B'110	
Output function		Output compare output			PWM mode 2 output		

x: Don't care

- Notes: 1. Modes 6 and 7 are not available on the ROMless version.
  - 2. TIOCD0 input when MD3 to MD0 = B'0000 and IOD3 to IOD0 = B'10xx.
  - 3. TCLKB input when the TCR0, TCR1, or TCR2 setting is: TPSC2 to TPSC0 = B'101.

TCLKB input when channels 1 and 5 are set to phase counting mode (MD3 to MD0 = B'01xx).

P12/TIOCC0/ TCLKA/A22

Pin

The pin function is switched as shown below according to the combination of the operating mode, TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOC3 to IOC0 in TIOR0L, and bits CCLR2 to CCLR0 in TCR0), bits TPSC2 to TPSC0 in TCR0 to TCR5, bit A22E in PFCR1 and bit P12DDR.

Operating Mode	Mode 7*1			Modes 4, 5, 6* <sup>1</sup>					
TPU Channel 0 Setting	Table Below (1)	Table Below (2)		E	Table Below (1)		Table Below (2)		
P12DDR	_	0	1	0	1		0		1
A22E	_			_	0	1	_	0	1
Pin function	TIOCC0 output	P12 input	P12 output	TIOCC0 output	TIOCC0 output	A22 output	P12 input	P12 output	A22 output
		TIOCC0 input* <sup>2</sup>					TIOCC0 input* <sup>2</sup>		
		TCLKA input* <sup>3</sup>							

TPU Channel 0 Setting	(2)	(1)	(2)	(1)	(1)	(2)	
MD3 to MD0	B'0	000	B'001x	B'0010	B'0011		
IOC3 to IOC0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Oth	Other than B'xx00		
CCLR2 to CCLR0			_	— Other than B'101		B'101	
Output function		Output compare output		PWM mode 1 output* <sup>4</sup>	PWM mode 2 output	—	

x: Don't care

- Notes: 1. Modes 6 and 7 are not available on the ROMless version.
  - 2. TIOCC0 input when MD3 to MD0 = B'0000 and IOC3 to IOC0 = B'10xx.
  - TCLKA input when the TCR0 to TCR5 setting is: TPSC2 to TPSC0 = B'100.

TCLKA input when channel 1 and 5 are set to phase counting mode (MD3 to MD0 = B'01xx).

 TIOCD0 output is disabled. When BFA = 1 or BFB = 1 in TMDR0, output is disabled and setting (2) applies.

P11/TIOCB0/ A21

Pin

The pin function is switched as shown below according to the combination of the operating mode, TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOB3 to IOB0 in TIOR0H, and bits CCLR2 to CCLR0 in TCR0), bit A21E in PFCR1 and bit P11DDR.

Operating Mode	Mode 7*1				Modes 4, 5, 6* <sup>1</sup>						
TPU Channel 0 Setting	TableTableBelow (1)Below (2)		Table Below (1)			Table Below (2)					
P11DDR	—	0	1	0	1	1			1		
A21E	—		—	—	0	1	_	0	1		
Pin function	TIOCB0 output	P11 input	P11 output	TIOCB0 output	TIOCB0 output	A21 output	P11 input	P11 output	A21 output		
		TIOCB0 input* <sup>2</sup>						TIOCB0 input*2	)		
		-		TCLKB input* <sup>3</sup>							

TPU Channel 0 Setting	(2)	(1)	(2)	(2)	(1)	(2)	
MD3 to MD0	B'0	000	B'0010		B'0011		
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	—	B'xx00	Other than B'xx00		
CCLR2 to CCLR0	_		_	_	Other than B'010	B'010	
Output function		Output compare output			PWM mode 2 output		

x: Don't care

- Notes: 1. Modes 6 and 7 are not available on the ROMless version.
  - 2. TIOCB0 input when MD3 to MD0 = B'0000 and IOB3 to IOB0 = B'10xx.

P10/TIOCA0/ A20

Pin

The pin function is switched as shown below according to the combination of the operating mode, TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOA3 to IOA0 in TIOR0H, and bits CCLR2 to CCLR0 in TCR0), bit A20E in PFCR1 and bit P10DDR.

Operating Mode	Mode 7*1			Modes 4, 5, 6* <sup>1</sup>					
TPU Channel 0 Setting	Table Below (1)		TableTableTableelow (2)Below (1)Below (2)						)
P10DDR	—	0	1	0	1		0		1
A20E	_	_	—	—	0	1	—	0	1
Pin function	TIOCA0 output	P10 input	P10 output	TIOCA0 output	TIOCA0 output	A20 output	P10 input	P10 output	A20 output
		TIO inpi	CA0 ut* <sup>2</sup>					TIOCA0 input*2	)

TPU Channel 0 Setting	(2)	(1)	(2)	(1)	(1)	(2)	
MD3 to MD0	B'0	000	B'001x	B'0010	B'00	011	
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Oth	er than B'xx00		
CCLR2 to CCLR0	—	—	_	_	Other than B'001	B'001	
Output function	—	Output compare output	—	PWM mode 1 output* <sup>3</sup>	PWM mode 2 output	—	

x: Don't care

- Notes: 1. Modes 6 and 7 are not available on the ROMless version.
  - TIOCA0 input when MD3 to MD0 = B'0000 and IOA3 to IOA0 = B'10xx.
  - 3. TIOCB0 output is disabled.

## 5.3 Port 2

## 5.3.1 Overview

Port 2 is an 8-bit I/O port. Port 2 pins also function as TPU I/O pins (TIOCA3, TIOCB3, TIOCC3, TIOCD3, TIOCA4, TIOCB4, TIOCA5, and TIOCB5), and 8-bit timer I/O pins (TMRI0, TMCI0, TMO0, TMRI1, TMCI1, and TMO1). Port 2 pin functions are the same in all operating modes. Port 2 uses Schmitt-triggered input.

Figure 5.2 shows the port 2 pin configuration.



Figure 5.2 Port 2 Pin Functions

## 5.3.2 Register Configuration

Table 5.4 shows the port 2 register configuration.

## Table 5.4Port 2 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 2 data direction register	P2DDR	W	H'00	H'FEB1
Port 2 data register	P2DR	R/W	H'00	H'FF61
Port 2 register	PORT2	R	Undefined	H'FF51

Note: \* Lower 16 bits of the address.

### Port 2 Data Direction Register (P2DDR)

Bit	:	7	6	5	4	3	2	1	0
		P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

P2DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 2. P2DDR cannot be read; if it is, an undefined value will be read.

Setting a P2DDR bit to 1 makes the corresponding port 2 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P2DDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

## Port 2 Data Register (P2DR)

Bit :	7	6	5	4	3	2	1	0
	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2DR is an 8-bit readable/writable register that stores output data for the port 2 pins (P27 to P20).

P2DR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

## Port 2 Register (PORT2)

Bit	:	7	6	5	4	3	2	1	0
		P27	P26	P25	P24	P23	P22	P21	P20
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R
Note: * Deter	rmir	ned by st	ate of pins	P27 to P2	0.				

PORT2 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port 2 pins (P27 to P20) must always be performed on P2DR.

If a port 2 read is performed while P2DDR bits are set to 1, the P2DR values are read. If a port 2 read is performed while P2DDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORT2 contents are determined by the pin states, as P2DDR and P2DR are initialized. PORT2 retains its prior state after in software standby mode.

## 5.3.3 Pin Functions

Port 2 pins also function as TPU I/O pins (TIOCA3, TIOCB3, TIOCC3, TIOCD3, TIOCA4, TIOCB4, TIOCA5, and TIOCB5), and 8-bit timer I/O pins (TMRI0, TMCI0, TMO0, TMRI1, TMCI1, and TMO1). Port 2 pin functions are shown in table 5.5.

### Table 5.5Port 2 Pin Functions

#### Pin Selection Method and Pin Functions

P27/TIOCB5/ TMO1 THC pin function is switched as shown below according to the combination of the TPU channel 5 setting by bits MD3 to MD0 in TMDR5, bits IOB3 to IOB0 in TIOR5, bits CCLR1 and CCLR0 in TCR5, bits OS3 to OS0 in TCSR1, and bit P27DDR.

OS3 to OS0		All O					
TPU Channel 5 Setting	Table Below (1)	Table B	_				
P27DDR	—	0	—				
Pin function	TIOCB5 output	P27 input	TMO1 output				
			TIOCB5 input *				

TPU Channel 5 Setting	(2)	(1)	(2)	(2)	(1)	(2)		
MD3 to MD0	B'0000	, B'01xx	B'0010		B'0011			
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		B'xx00	00 Other than B'xx00			
CCLR1, CCLR0		—		—	Other than B'10	B'10		
Output function		Output compare output		—	PWM mode 2 output	—		

x: Don't care

Note: \* TIOCB5 input when MD3 to MD0 = B'0000 or B'01xx and IOB3 = 1.

P26/TIOCA5/ TMO0	The pin function the TPU channe TIOR5, bits CCI P26DDR.	el 5 setting	by bits	s MD	3 to MD0	in TMDR5,	bits IOA3	3 to IOA0 ir
	OS3 to OS0	All 0						Any 1
	TPU Channel 5 Setting	Table Below (1)			Table E	Below (2)		
	P26DDR	_			0	1		
	Pin function	TIOCA outpu		P2	26 input	P26 out	put TN	100 output
				TIOCA5 input *1				
	TPU Channel 5 Setting	(2)	(1	)	(2)	(1)	(1)	(2)
	MD3 to MD0	B'0000, B'01>		xx	B'001x	B'0010	B'	0011
	IOA3 to IOA0	B'0000 B'000 B'0100 B'007 B'1xxx B'010 B'011		11 01 to	B'xx00	Oth	er than B	'xx00
	CCLR1, CCLR0		_	-	_		Other than B'0	B'01
	Output function	_	Out comp outp	bare	_	PWM mode 1 output* <sup>2</sup>	PWM mode 2 output	_
	1.	·				B'0000 or I	-	: Don't car d IOA3  =
		CB5 output	is dis	ablec	1.			

P25/TIOCB4/ TMCI1	This pin is used is selected with The pin function the TPU channe IOB0 in TIOR4,	bits CKS2 is switche el 4 setting	to CKS0 in ed as showr by bits MD	rTCR1. n below ac 3 to MD0 i	cording to in TMDR4	the combir and bits IC	nation of					
	TPU Channel 4 Setting	Ta	able Below	(1)	Tε	able Below	(2)					
	P25DDR	_			0		1					
	Pin function	TI	OCB4 outp	out	P25 inp	out P2	5 output					
					TI	OCB4 inpu	t *					
				TMCI	input							
	L											
	TPU Channel 4 Setting	(2) (1)		(2)	(2)	(1)	(2)					
	MD3 to MD0	B'0000, B'01xx B'		B'0010		B'0011						
	IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	_	B'xx00	Other tha	an B'xx00					
	CCLR1, CCLR0	_	—	_		Other than B'10	B'10					
	Output function	_	Output compare output	_	—	PWM mode 2 output						
	Note: *TIOCB4 = B'10xx		x: Do input when MD3 to MD0 = B'0000 or B'10xx and IOB3 t									

Pin	Selection Method and Pin Functions									
P24/TIOCA4/ TMRI1	This pin is used CCLR0 in TCR1 The pin function the TPU channe TIOR4, bits CCI	l are both s is switche el 4 setting	set to 1. d as show by bits MD	n below ac 03 to MD0 i	cording to in TMDR4,	the combin bits IOA3	nation of			
	TPU Channel 4 Setting	Ta	able Below	(1)	Ta	ible Below	(2)			
	P24DDR		_		0		1			
	Pin function	TIOCA4 output			P24 input P2		24 output			
				OCA4 inpu	CA4 input *1					
				TMRI	1 input					
	L	1.								
	TPU Channel 4 Setting	(2)	(1)	(2)	(1)	(1)	(2)			
	MD3 to MD0	B'0000	, B'01xx	B'001x	B'0010	B'0	011			
	IOA3 to IOA0	B'0000         B'0001 to         B'xx00           B'0100         B'0011         B'0111           B'1xxx         B'0101 to         B'0111		Oth	Other than B'xx00					
	CCLR1, CCLR0	—	—			Other than B'01	B'01			
	Output	_	Output	—	PWM	PWM	_			

x: Don't care

mode 2

output

Notes: 1. TIOCA4 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 to IOA0 = B'10xx.

mode 1

output\*2

compare

output

2. TIOCB4 output is disabled.

function

Pin	Selection Meth	od and Pi	n Functior	IS					
P23/TIOCD3/ TMCI0	This pin is used as the 8-bit timer external clock input pin when external clock is selected with bits CKS2 to CKS0 in TCR0. The pin function is switched as shown below according to the combination of the TPU channel 3 setting by bits MD3 to MD0 in TMDR3, bits IOD3 to IOD0 in TIOR3L, bits CCLR2 to CCLR0 in TCR3, and bit P23DDR.								
	TPU Channel 3 Setting	Та	able Below	(1)	Та	ble Below	(2)		
	P23DDR		_		0		1		
	Pin function	Pin function TIOCD3 output			P23 inp	out P2	23 output		
					TI	OCD3 inpu	D3 input *		
				TMCI	· · ·				
	TPU Channel 3 Setting	(2)	(1)	(2)	(2)	(1)	(2)		
	MD3 to MD0	B'0	000	B'0010					
	IOD3 to IOD0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	_	B'xx00	B'0011 Other than B'xx00			
	CCLR2 to CCLR0	_	_	—	—	Other than B'110	B'110		
	Output function	_	Output compare output	—	—	PWM mode 2 output	—		
		•				x:	Don't care		
	Note: * TIOCD3 B'10xx.	input whe	n MD3 to N	ID0 = B'00	00 and IO	D3 to IOD	0 =		

Pin	Selection Method and Pin Functions								
P22/TIOCC3/ TMRI0	CCLR0 in TCR0 The pin function the TPU channe	his pin is used as the 8-bit timer counter reset pin when bits CCLR1 and CLR0 in TCR0 are both set to 1. he pin function is switched as shown below according to the combination of the TPU channel 3 setting by bits MD3 to MD0 in TMDR3, bits IOC3 to IOC0 in IOR3L, bits CCLR2 to CCLR0 in TCR3, and bit P22DDR.							
	TPU Channel 3 Setting	Та	ble Below	(1)	Та	ble Bel	ow (2)		
	P22DDR	_			0		1		
	Pin function	TIOCC3 output			P22 inp	out	P22 output		
					TIC	OCC3 in	put *1		
				TMRI	) input				
	L								
	TPU Channel								
	3 Setting	(2)	(1)	(2)	(1)	(1)	(2)		
	MD3 to MD0	B'0	000	B'001x	B'0010	I	B'0011		
	IOC3 to IOC0	B'0000 B'0100 B'1xxx	B'0001 to         B'xx00         Other than B'xx00           B'0011         B'0101 to         B'0101 to						
			B'0111						

CCLR2 to

CCLR0

					B'101	
Output function	-	Output compare output		PWM mode 1 output* <sup>2</sup>	PWM mode 2 output	
	1		I	•	x:	Don't care

Notes: 1. TIOCC3 input when MD3 to MD0 = B'0000 and IOC3 to IOC0 = B'10xx.

 TIOCD3 output is disabled. When BFA = 1 or BFB = 1 in TMDR3, output is disabled and setting (2) applies.

## HITACHI

B'101

Other

than

P21/TIOCB3

The pin function is switched as shown below according to the combination of the TPU channel 3 setting by bits MD3 to MD0 in TMDR3, bits IOB3 to IOB0 in TIOR3H, bits CCLR2 to CCLR0 in TCR3, and bit P21DDR.

TPU Channel 3 Setting	Table Below (1)	Table B	elow (2)		
P21DDR	—	0	1		
Pin function	TIOCB3 output	P21 input	P21 output		
		TIOCB3 input *			

TPU Channel 3 Setting	(2)	(1)	(2)	(2)	(1)	(2)		
MD3 to MD0	B'0	000	B'0010		B'0011			
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		B'xx00	Other than B'xx00			
CCLR2 to CCLR0		_	—	_	Other than B'010	B'010		
Output function		Output compare output	_		PWM mode 2 output			

x: Don't care

Note: \* TIOCB3 input when MD3 to MD0 = B'0000 and IOB3 to IOB0 = B'10xx.

P20/TIOCA3

Pin

The pin function is switched as shown below according to the combination of the TPU channel 3 setting by bits MD3 to MD0 in TMDR3, bits IOA3 to IOA0 in TIOR3H, bits CCLR2 to CCLR0 in TCR3, and bit P20DDR.

TPU Channel 3 Setting	Table Below (1)	Table B	elow (2)	
P20DDR	—	0	1	
Pin function	TIOCA3 output	P20 input	P20 output	
		TIOCA3 input *1		

TPU Channel 3 Setting	(2)	(1)	(2)	(1)	(1)	(2)		
MD3 to MD0	B'0	000	B'001x	B'0010	B'0011			
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		Oth	er than B'xx00			
CCLR2 to CCLR0					— Other B than B'001			
Output function		Output compare output		PWM mode 1 output* <sup>2</sup>	PWM mode 2 output			

x: Don't care

- Notes: 1. TIOCA3 input when MD3 to MD0 = B'0000 and IOA3 to IOA0 = B'10xx.
  - 2. TIOCB3 output is disabled.

## 5.4 Port 3

## 5.4.1 Overview

Port 3 is a 6-bit I/O port. Port 3 pins also function as SCI I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, and SCK1) and interrupt input pins ( $\overline{IRQ4}$ ,  $\overline{IRQ5}$ ). Port 3 pin functions are the same in all operating modes. The interrupt input pins ( $\overline{IRQ4}$ ,  $\overline{IRQ5}$ ) are Schmitt-triggered inputs.

Figure 5.3 shows the port 3 pin configuration.



Figure 5.3 Port 3 Pin Functions

## 5.4.2 Register Configuration

Table 5.6 shows the port 3 register configuration.

## Table 5.6Port 3 Registers

Name	Abbreviation	R/W	Initial Value*1	Address*2
Port 3 data direction register	P3DDR	W	H'00	H'FEB2
Port 3 data register	P3DR	R/W	H'00	H'FF62
Port 3 register	PORT3	R	Undefined	H'FF52
Port 3 open drain control register	P3ODR	R/W	H'00	H'FF76

Notes: 1. Value of bits 5 to 0.

2. Lower 16 bits of the address.

### Port 3 Data Direction Register (P3DDR)

Bit	:	7	6	5	4	3	2	1	0
		—	_	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	: 1	Undefined	Undefined	0	0	0	0	0	0
R/W	:	—	—	W	W	W	W	W	W

P3DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 3. Bits 7 and 6 are reserved. P3DDR cannot be read; if it is, an undefined value will be read.

Setting a P3DDR bit to 1 makes the corresponding port 3 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P3DDR is initialized to H'00 (bits 5 to 0) by a reset, and in hardware standby mode. It retains its prior state after in software standby mode. As the SCI is initialized, the pin states are determined by the P3DDR and P3DR specifications.

## Port 3 Data Register (P3DR)

Bit	:	7	6	5	4	3	2	1	0
		—	—	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
Initial value : Undefined Undefined			0	0	0	0	0	0	
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W	R/W

P3DR is an 8-bit readable/writable register that stores output data for the port 3 pins (P35 to P30).

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.

P3DR is initialized to H'00 (bits 5 to 0) by a on reset, and in hardware standby mode. It retains its prior state after in software standby mode.

## Port 3 Register (PORT3)

Bit	:	7	6	5	4	3	2	1	0
		—	—	P35	P34	P33	P32	P31	P30
Initial valu	e : U	Indefined	Undefined	*	*	*	*	*	*
R/W	:	—	—	R	R	R	R	R	R
Note: * Determined by state of pins P35 to P30.									

PORT3 is an 8-bit read-only register that shows the pin states, and cannot be modified. Writing of output data for the port 3 pins (P35 to P30) must always be performed on P3DR.

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.

If a port 3 read is performed while P3DDR bits are set to 1, the P3DR values are read. If a port 3 read is performed while P3DDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORT3 contents are determined by the pin states, as P3DDR and P3DR are initialized. PORT3 retains its prior state after in software standby mode.

### Port 3 Open Drain Control Register (P3ODR)

Bit	:	7	6	5	4	3	2	1	0
		—	_	P35ODR	P340DR	P33ODR	P32ODR	P310DR	P30ODR
Initial value	:	Undefined	Undefined	0	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W	R/W

P3ODR is an 8-bit readable/writable register that controls the PMOS on/off status for each port 3 pin (P35 to P30).

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.

Setting a P3ODR bit to 1 makes the corresponding port 3 pin an NMOS open-drain output pin, while clearing the bit to 0 makes the pin a CMOS output pin.

P3ODR is initialized to H'00 (bits 5 to 0) by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

#### 5.4.3 Pin Functions

Port 3 pins also function as SCI I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, and SCK1) and interrupt input pins (IRQ4, IRQ5). Port 3 pin functions are shown in table 5.7.

#### Table 5.7Port 3 Pin Functions

#### Pin Selection Method and Pin Functions

P35/SCK1/IRQ5 The pin function is switched as shown below according to the combination of bit C/Ā in the SCI1 SMR, bits CKE0 and CKE1 in SCR, and bit P35DDR.

CKE1	0 1							
C/Ā		0		1	_			
CKE0		0	1	—				
P35DDR	0	1	—	—	—			
Pin function	P35 input pin	P35 output pin* <sup>1</sup>	SCK1 output pin* <sup>1</sup>	SCK1 output pin* <sup>1</sup>	SCK1 input pin			
		IRQ5 interrupt input pin* <sup>2</sup>						

Notes: 1. When P35ODR = 1, the pin becomes an NMOS open-drain output.
2. When this pin is used as an external interrupt input, it should not be used as an input/output pin with other functions.

P34/SCK0/IRQ4 The pin function is switched as shown below according to the combination of bit C/Ā in the SCI0 SMR, bits CKE0 and CKE1 in SCR, and bit P34DDR.

CKE1		1						
C/Ā		1	_					
CKE0		0	1					
P34DDR	0	1	_	—				
Pin function	P34 input pin	P34 output pin* <sup>1</sup>	SCK0 output pin* <sup>1</sup>	SCK0 output pin* <sup>1</sup>	SCK0 input pin			
-		IRQ4 interrupt input pin*2						

Notes: 1. When P34ODR = 1, the pin becomes an NMOS open-drain output.

 When this pin is used as an external interrupt input, it should not be used as an input/output pin with other functions.

933/RxD1	The pin function	od and Pin Function is switched as show I1 SCR, and bit P33I	n below according to	the combination of			
	RE		0	1			
	P33DDR	0	1	_			
	Pin function	P33 input pin	P33 output pin*	RxD1 input pin			
	Note: * When	P33ODR = 1, the pin	becomes an NMOS	open-drain output.			
P32/RxD0		pin function is switched as shown below according to RE in the SCI0 SCR, and bit P32DDR.					
	RE		1				
	P32DDR	0	1	_			
	Pin function	P32 input pin	P32 output pin*	RxD0 input pin			
P31/TxD1	The pin function is switched as shown below according to the combination bit TE in the SCI1 SCR, and bit P31DDR.						
P31/TxD1				the combination of			
P31/TxD1		I1 SCR, and bit P31		the combination of			
P31/TxD1	bit TE in the SC	I1 SCR, and bit P31	DDR.	1			
P31/TxD1	bit TE in the SC TE	I1 SCR, and bit P31E	DDR.	1			
P31/TxD1	bit TE in the SC TE P31DDR Pin function	I1 SCR, and bit P31E 0 P31 input pin	DDR. 0 1	1 — TxD1 output pin			
P31/TxD1 P30/TxD0	bit TE in the SC TE P31DDR Pin function Note: * When The pin function	I1 SCR, and bit P31E 0 P31 input pin P31ODR = 1, the pin	DDR. 0 1 P31 output pin* becomes an NMOS n below according to	1 — TxD1 output pin open-drain output.			
	bit TE in the SC TE P31DDR Pin function Note: * When The pin function	0 P31 input pin P31ODR = 1, the pin is switched as show I0 SCR, and bit P30E	DDR. 0 1 P31 output pin* becomes an NMOS n below according to	1 — TxD1 output pin open-drain output.			
	bit TE in the SC TE P31DDR Pin function Note: * When The pin function bit TE in the SC	0 P31 input pin P31ODR = 1, the pin is switched as show I0 SCR, and bit P30E	DDR. 0 1 P31 output pin* becomes an NMOS n below according to DDR.	1 — TxD1 output pin open-drain output. the combination of			

## 5.5 Port 4

### 5.5.1 Overview

Port 4 is an 8-bit input-only port. Port 4 pins also function as A/D converter analog input pins (AN0 to AN7) and D/A converter analog output pins (DA0 and DA1). Port 4 pin functions are the same in all operating modes. Figure 5.4 shows the port 4 pin configuration.





#### 5.5.2 Register Configuration

Table 5.8 shows the port 4 register configuration. Port 4 is an input-only port, and does not have a data direction register or data register.

#### Table 5.8Port 4 Register

PORT4 register PORT4 R Underined r	Port 4 register	PORT4	R	Undefined	H'FF53

Note: \* Lower 16 bits of the address.

Port 4 Register (PORT4):	: The pin states	are always read whe	n a port 4 read i	s performed.
--------------------------	------------------	---------------------	-------------------	--------------

Bit	:	7	6	5	4	3	2	1	0
	ſ	P47	P46	P45	P44	P43	P42	P41	P40
Initial va	lue :	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R

Note: \* Determined by state of pins P47 to P40.

#### 5.5.3 Pin Functions

Port 4 pins also function as A/D converter analog input pins (AN0 to AN7) and D/A converter analog output pins (DA0 and DA1).

## 5.6 Port A

### 5.6.1 Overview

Port A is a 4-bit I/O port. Port A pins also function as address bus outputs. The pin functions change according to the operating mode.

Port A has a built-in MOS input pull-up function that can be controlled by software.

Figure 5.5 shows the port A pin configuration.



#### Figure 5.5 Port A Pin Functions

### 5.6.2 Register Configuration

Table 5.9 shows the port A register configuration.

#### Table 5.9Port A Registers

Name	Abbreviation	R/W	Initial Value*1	Address* <sup>2</sup>
Port A data direction register	PADDR	W	H'0	H'FEB9
Port A data register	PADR	R/W	H'0	H'FF69
Port A register	PORTA	R	Undefined	H'FF59
Port A MOS pull-up control register	PAPCR	R/W	H'0	H'FF70
Port A open-drain control register	PAODR	R/W	H'0	H'FF77

Notes: 1. Value of bits 3 to 0.

2. Lower 16 bits of the address.

### Port A Data Direction Register (PADDR)

Bit	7	6	5	4	3	2	1	0
	_	—	—	—	PA3DDR	PA2DDR	PA1DDR	PA0DDR
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0
R/W	—	—	—	—	W	W	W	W

PADDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port A. PADDR cannot be read; if it is, an undefined value will be read. Bits 7 to 4 are reserved.

PADDR is initialized to H'0 (bits 3 to 0) by a reset and in hardware standby mode. It retains its prior state after in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Modes 4 and 5

The corresponding port A pins are address outputs irrespective of the value of bits PA3DDR to PA0DDR.

• Mode 6\*

Setting a PADDR bit to 1 makes the corresponding port A pin an address output while clearing the bit to 0 makes the pin an input port.

• Mode 7\*

Setting a PADDR bit to 1 makes the corresponding port A pin an output port, while clearing the bit to 0 makes the pin an input port.

Note: \* Modes 6 and 7 are not available on the ROMless version.

## Port A Data Register (PADR)

Bit	:	7	6	5	4	3	2	1	0
			—	_	—	PA3DR	PA2DR	PA1DR	PA0DR
Initial value	e : l	Undefined	Undefined	Undefined	Undefined	0	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W	R/W

PADR is an 8-bit readable/writable register that stores output data for the port A pins (PA3 to PA0).

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modified.

PADR is initialized to H'0 (bits 3 to 0) by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

## Port A Register (PORTA)

Bit	:	7	6	5	4	3	2	1	0
		—		_	_	PA3	PA2	PA1	PA0
Initial value : Undefined Undefined Undefined							*	*	*
R/W	:	—	_		—	R	R	R	R
Note: * De	Note: * Determined by state of pins PA3 to PA0.								

PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port A pins (PA3 to PA0) must always be performed on PADR.

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modified.

If a port A read is performed while PADDR bits are set to 1, the PADR values are read. If a port A read is performed while PADDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTA contents are determined by the pin states, as PADDR and PADR are initialized. PORTA retains its prior state after in software standby mode.
### Port A MOS Pull-Up Control Register (PAPCR)

Bit	:	7	6	5	4	3	2	1	0
			_		—	PA3PCR	PA2PCR	PA1PCR	PA0PCR
Initial value	:	Undefined	Undefined	Undefined	Undefined	0	0	0	0
R/W	:	_	_	_	—	R/W	R/W	R/W	R/W

PAPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port A on an individual bit basis.

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modified.

Bits 3 to 0 are valid in modes 6 and 7\*, and all the bits are invalid in modes 4 and 5. When a PADDR bit is cleared to 0 (input port setting), setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PAPCR is initialized to H'0 (bits 3 to 0) by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

Note: \* Modes 6 and 7 are not available on the ROMless version.

### Port A Open Drain Control Register (PAODR)

Bit	:	7	6	5	4	3	2	1	0
		—			—	PA3ODR	PA2ODR	PA10DR	PA0ODR
Initial value	: 1	Undefined	Undefined	Undefined	Undefined	0	0	0	0
R/W	:	_	_	_	_	R/W	R/W	R/W	R/W

PAODR is an 8-bit readable/writable register that controls whether PMOS is on or off for each port A pin (PA3 to PA0).

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modified.

All bits are valid in mode 7.\*

Setting a PAODR bit to 1 makes the corresponding port A pin an NMOS open-drain output, while clearing the bit to 0 makes the pin a CMOS output.

PAODR is initialized to H'0 (bits 3 to 0) by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

Note: \* Modes 6 and 7 are not available on the ROMless version.

#### 5.6.3 Pin Functions

**Modes 4 and 5:** In modes 4 and 5, the lower 4 bits of port A are designated as address outputs automatically.

Port A pin functions in modes 4 and 5 are shown in figure 5.6.



Figure 5.6 Port A Pin Functions (Modes 4 and 5)

**Mode 6\*:** In mode 6\*, port A pins function as address outputs or input ports. Input or output can be specified on an individual bit basis. Setting a PADDR bit to 1 makes the corresponding port A pin an address output, while clearing the bit to 0 makes the pin an input port.

Port A pin functions in mode 6 are shown in figure 5.7.



Figure 5.7 Port A Pin Functions (Mode 6)

**Mode 7\*:** In mode 7\*, port A pins function as I/O ports. Input or output can be specified for each pin on an individual bit basis. Setting a PADDR bit to 1 makes the corresponding port A pin an output port, while clearing the bit to 0 makes the pin an input port.

Port A pin functions in mode 7 are shown in figure 5.8.





Note: \* Modes 6 and 7 are not available on the ROMless version.

#### 5.6.4 MOS Input Pull-Up Function

Port A has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 6 and 7\*, and cannot be used in modes 4 and 5. MOS input pull-up can be specified as on or off on an individual bit basis.

When a PADDR bit is cleared to 0, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained after in software standby mode.

Table 5.10 summarizes the MOS input pull-up states.

Table 5.10	MOS Input Pull-Up States (Port A)	1
------------	-----------------------------------	---

Modes		Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
6, 7*	PA3 to PA0	OFF	OFF	ON/OFF	ON/OFF
4, 5	PA3 to PA0	_		OFF	OFF

#### Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.

Note: \* Modes 6 and 7 are not available on the ROMless version.

### 5.7 Port B

#### 5.7.1 Overview

Port B is an 8-bit I/O port. Port B has an address bus output function, and the pin functions change according to the operating mode.

Port B has a built-in MOS input pull-up function that can be controlled by software.

Figure 5.9 shows the port B pin configuration.





#### 5.7.2 Register Configuration

Table 5.11 shows the port B register configuration.

#### Table 5.11Port B Registers

Abbreviation	R/W	Initial Value	Address*
PBDDR	W	H'00	H'FEBA
PBDR	R/W	H'00	H'FF6A
PORTB	R	Undefined	H'FF5A
PBPCR	R/W	H'00	H'FF71
	PBDDR PBDR PORTB	PBDDRWPBDRR/WPORTBR	PBDDRWH'00PBDRR/WH'00PORTBRUndefined

Note: \* Lower 16 bits of the address.

#### Port B Data Direction Register (PBDDR)

Bit	:	7	6	5	4	3	2	1	0
		PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PBDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port B. PBDDR cannot be read; if it is, an undefined value will be read.

PBDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Modes 4 and 5

The corresponding port B pins are address outputs irrespective of the value of the PBDDR bits.

• Mode 6\*

Setting a PBDDR bit to 1 makes the corresponding port B pin an address output, while clearing the bit to 0 makes the pin an input port.

• Mode 7\*

Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

Note: \* Modes 6 and 7 are not available on the ROMless version.

### Port B Data Register (PBDR)

Bit	:	7	6	5	4	3	2	1	0
		PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PBDR is an 8-bit readable/writable register that stores output data for the port B pins (PB7 to PB0). PBDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### Port B Register (PORTB)

Bit	:	7	6	5	4	3	2	1	0
	ĺ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Initial va	alue :	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R

Note: \* Determined by state of pins PB7 to PB0.

PORTB is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port B pins (PB7 to PB0) must always be performed on PBDR.

If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read. If a port B read is performed while PBDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTB contents are determined by the pin states, as PBDDR and PBDR are initialized. PORTB retains its prior state in software standby mode.

#### Port B MOS Pull-Up Control Register (PBPCR)

Bit	:	7	6	5	4	3	2	1	0
		PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PBPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port B on an individual bit basis.

When a PBDDR bit is cleared to 0 (input port setting) in mode 6 or 7, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PBPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### 5.7.3 Pin Functions

Modes 4 and 5: In modes 4 and 5, port B pins are automatically designated as address outputs.

Port B pin functions in modes 4 and 5 are shown in figure 5.10.



Figure 5.10 Port B Pin Functions (Modes 4 and 5)

**Mode 6\*:** In mode 6, port B pins function as address outputs or input ports. Input or output can be specified on an individual bit basis. Setting a PBDDR bit to 1 makes the corresponding port B pin an address output, while clearing the bit to 0 makes the pin an input port.

Port B pin functions in mode 6 are shown in figure 5.11



Figure 5.11 Port B Pin Functions (Mode 6)

**Mode 7\*:** In mode 7, port B pins function as I/O ports. Input or output can be specified for each pin on an individual bit basis. Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

Port B pin functions in mode 7 are shown in figure 5.12.



Figure 5.12 Port B Pin Functions (Mode 7)

Note: \* Modes 6 and 7 are not available on the ROMless version.

### 5.7.4 MOS Input Pull-Up Function

Port B has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 6 and 7, and can be specified as on or off on an individual bit basis.

When a PBDDR bit is cleared to 0 in mode 6 or 7, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 5.12 summarizes the MOS input pull-up states.

#### Table 5.12 MOS Input Pull-Up States (Port B)

Modes	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
4, 5	OFF	OFF	OFF	OFF
6, 7			ON/OFF	ON/OFF

Legend

OFF: MOS input pull-up is always off.

ON/OFF: On when PBDDR = 0 and PBPCR = 1; otherwise off.

### 5.8 Port C

#### 5.8.1 Overview

Port C is an 8-bit I/O port. Port C has an address bus output function, and the pin functions change according to the operating mode.

Port C has a built-in MOS input pull-up function that can be controlled by software.

Figure 5.13 shows the port C pin configuration.





#### 5.8.2 Register Configuration

Table 5.13 shows the port C register configuration.

### Table 5.13Port C Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port C data direction register	PCDDR	W	H'00	H'FEBB
Port C data register	PCDR	R/W	H'00	H'FF6B
Port C register	PORTC	R	Undefined	H'FF5B
Port C MOS pull-up control register	PCPCR	R/W	H'00	H'FF72

Note: \* Lower 16 bits of the address.

#### Port C Data Direction Register (PCDDR)

Bit	:	7	6	5	4	3	2	1	0
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PCDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.

PCDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Modes 4 and 5

The corresponding port C pins are address outputs irrespective of the value of the PCDDR bits.

• Mode 6\*

Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, while clearing the bit to 0 makes the pin an input port.

• Mode 7\*

Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing the bit to 0 makes the pin an input port.

Note: \* Modes 6 and 7 are not available on the ROMless version.

#### Port C Data Register (PCDR)

Bit	:	7	6	5	4	3	2	1	0
		PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PCDR is an 8-bit readable/writable register that stores output data for the port C pins (PC7 to PC0).

PCDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### **Port C Register (PORTC)**

Bit	:	7	6	5	4	3	2	1	0
	ſ	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Initial va	lue :	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R

Note: \* Determined by state of pins PC7 to PC0.

PORTC is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port C pins (PC7 to PC0) must always be performed on PCDR.

If a port C read is performed while PCDDR bits are set to 1, the PCDR values are read. If a port C read is performed while PCDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTC contents are determined by the pin states, as PCDDR and PCDR are initialized. PORTC retains its prior state in software standby mode.

### Port C MOS Pull-Up Control Register (PCPCR)

Bit	:	7	6	5	4	3	2	1	0
		PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PCPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port C on an individual bit basis.

When a PCDDR bit is cleared to 0 (input port setting) in mode 6 or 7, setting the corresponding PCPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PCPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

#### 5.8.3 **Pin Functions**

Modes 4 and 5: In modes 4 and 5, port C pins are automatically designated as address outputs.

Port C pin functions in modes 4 and 5 are shown in figure 5.14.



Figure 5.14 Port C Pin Functions (Modes 4 and 5)

**Mode 6\*:** In mode 6, port C pins function as address outputs or input ports. Input or output can be specified on an individual bit basis. Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, while clearing the bit to 0 makes the pin an input port.

Port C pin functions in mode 6 are shown in figure 5.15.



Figure 5.15 Port C Pin Functions (Mode 6)

**Mode 7\*:** In mode 7, port C pins function as I/O ports. Input or output can be specified for each pin on an individual bit basis. Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing the bit to 0 makes the pin an input port.

Port C pin functions in mode 7 are shown in figure 5.16.



Figure 5.16 Port C Pin Functions (Mode 7)

Note: \* Modes 6 and 7 are not available on the ROMless version.

### 5.8.4 MOS Input Pull-Up Function

Port C has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 6 and 7, and can be specified as on or off on an individual bit basis.

When a PCDDR bit is cleared to 0 in mode 6 or 7, setting the corresponding PCPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 5.14 summarizes the MOS input pull-up states.

#### Table 5.14 MOS Input Pull-Up States (Port C)

Modes	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
4, 5	OFF	OFF	OFF	OFF
6, 7	_		ON/OFF	ON/OFF

Legend

OFF: MOS input pull-up is always off.

ON/OFF: On when PCDDR = 0 and PCPCR = 1; otherwise off.

### 5.9 Port D

### 5.9.1 Overview

Port D is an 8-bit I/O port. Port D has a data bus I/O function, and the pin functions change according to the operating mode.

Port D has a built-in MOS input pull-up function that can be controlled by software.

Figure 5.17 shows the port D pin configuration.

	Port D pins	Pin functions in modes 4 to 6*
	◄ ► PD7 / D15	D15 (I/O)
	<ul> <li>PD6 / D14</li> </ul>	D14 (I/O)
	◄ ► PD5 / D13	D13 (I/O)
Port	D ► PD4 / D12	D12 (I/O)
	◄ ► PD3 / D11	D11 (I/O)
	<ul> <li>PD2 / D10</li> </ul>	D10 (I/O)
	◄ ► PD1 / D9	D9 (I/O)
	◄ ► PD0 / D8	D8 (I/O)
		Pin functions in mode 7*
		PD7 (I/O)
		PD6 (I/O)
		PD5 (I/O)
		PD4 (I/O)
		PD3 (I/O)
		PD2 (I/O)
		PD1 (I/O)
		PD0 (I/O)
Note: * Modes	6 and 7 are not available on the	ROMless version.



### 5.9.2 Register Configuration

Table 5.15 shows the port D register configuration.

### Table 5.15Port D Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port D data direction register	PDDDR	W	H'00	H'FEBC
Port D data register	PDDR	R/W	H'00	H'FF6C
Port D register	PORTD	R	Undefined	H'FF5C
Port D MOS pull-up control register	PDPCR	R/W	H'00	H'FF73

Note: \* Lower 16 bits of the address.

#### Port D Data Direction Register (PDDDR)

Bit	:	7	6	5	4	3	2	1	0
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PDDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port D. PDDDR cannot be read; if it is, an undefined value will be read.

PDDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

• Modes 4 to 6\*

The input/output direction specification by PDDDR is ignored, and port D is automatically designated for data I/O.

• Mode 7\*

Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing the bit to 0 makes the pin an input port.

Note: \* Modes 6 and 7 are not available on the ROMless version.

#### Port D Data Register (PDDR)

Bit	:	7	6	5	4	3	2	1	0
		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PDDR is an 8-bit readable/writable register that stores output data for the port D pins (PD7 to PD0).

PDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### Port D Register (PORTD)

Bit	:	7	6	5	4	3	2	1	0
	ſ	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Initial va	lue :	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R

Note: \* Determined by state of pins PD7 to PD0.

PORTD is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port D pins (PD7 to PD0) must always be performed on PDDR.

If a port D read is performed while PDDDR bits are set to 1, the PDDR values are read. If a port D read is performed while PDDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTD contents are determined by the pin states, as PDDDR and PDDR are initialized. PORTD retains its prior state in software standby mode.

### Port D MOS Pull-Up Control Register (PDPCR)

Bit	:	7	6	5	4	3	2	1	0
		PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PDPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port D on an individual bit basis.

When a PDDDR bit is cleared to 0 (input port setting) in mode 7, setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PDPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

#### 5.9.3 Pin Functions

Modes 4 to 6\*: In modes 4 to 6, port D pins are automatically designated as data I/O pins.

Port D pin functions in modes 4 to 6 are shown in figure 5.18.



Figure 5.18 Port D Pin Functions (Modes 4 to 6)

**Mode 7\*:** In mode 7, port D pins function as I/O ports. Input or output can be specified for each pin on an individual bit basis. Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing the bit to 0 makes the pin an input port.

Port D pin functions in mode 7 are shown in figure 5.19.



### Figure 5.19 Port D Pin Functions (Mode 7)

Note: \* Modes 6 and 7 are not available on the ROMless version.

### 5.9.4 MOS Input Pull-Up Function

Port D has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in mode 7, and can be specified as on or off on an individual bit basis.

When a PDDDR bit is cleared to 0 in mode 7, setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 5.16 summarizes the MOS input pull-up states.

# Table 5.16MOS Input Pull-Up States (Port D)

Modes	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
4 to 6	OFF	OFF	OFF	OFF
7			ON/OFF	ON/OFF

Legend

OFF: MOS input pull-up is always off.

ON/OFF: On when PDDDR = 0 and PDPCR = 1; otherwise off.

### 5.10 Port E

#### 5.10.1 Overview

Port E is an 8-bit I/O port. Port E has a data bus I/O function, and the pin functions change according to the operating mode and whether 8-bit or 16-bit bus mode is selected.

Port E has a built-in MOS input pull-up function that can be controlled by software.

Figure 5.20 shows the port E pin configuration.



Figure 5.20 Port E Pin Functions

#### 5.10.2 Register Configuration

Table 5.17 shows the port E register configuration.

### Table 5.17Port E Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port E data direction register	PEDDR	W	H'00	H'FEBD
Port E data register	PEDR	R/W	H'00	H'FF6D
Port E register	PORTE	R	Undefined	H'FF5D
Port E MOS pull-up control register	PEPCR	R/W	H'00	H'FF74

Note: \* Lower 16 bits of the address.

#### Port E Data Direction Register (PEDDR)

Bit	:	7	6	5	4	3	2	1	0
		PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PEDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port E. PEDDR cannot be read; if it is, an undefined value will be read.

PEDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Modes 4 to 6\*

When 8-bit bus mode has been selected, port E pins function as I/O ports. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

When 16-bit bus mode has been selected, the input/output direction specification by PEDDR is ignored, and port E is designated for data I/O.

For details of 8-bit and 16-bit bus modes, see section 4, Bus Controller.

• Mode 7\*

Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

Note: \* Modes 6 and 7 are not available on the ROMless version.

### Port E Data Register (PEDR)

Bit	:	7	6	5	4	3	2	1	0
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PEDR is an 8-bit readable/writable register that stores output data for the port E pins (PE7 to PE0).

PEDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### **Port E Register (PORTE)**

Bit	:	7	6	5	4	3	2	1	0
		PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Initial va	alue :	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R

Note: \* Determined by state of pins PE7 to PE0.

PORTE is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port E pins (PE7 to PE0) must always be performed on PEDR.

If a port E read is performed while PEDDR bits are set to 1, the PEDR values are read. If a port E read is performed while PEDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTE contents are determined by the pin states, as PEDDR and PEDR are initialized. PORTE retains its prior state in software standby mode.

### Port E MOS Pull-Up Control Register (PEPCR)

Bit	:	7	6	5	4	3	2	1	0
		PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PEPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port E on an individual bit basis.

When a PEDDR bit is cleared to 0 (input port setting) in mode 4, 5, or 6 with 8-bit bus mode selected, or in mode 7, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PEPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### 5.10.3 Pin Functions

**Modes 4 to 6\*:** In modes 4 to 6, when 8-bit access is designated and 8-bit bus mode is selected, port E pins are automatically designated as I/O ports. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

When 16-bit bus mode is selected, the input/output direction specification by PEDDR is ignored, and port E is designated for data I/O.

Port E pin functions in modes 4 to 6 are shown in figure 5.21.



Figure 5.21 Port E Pin Functions (Modes 4 to 6)

**Mode 7\*:** In mode 7, port E pins function as I/O ports. Input or output can be specified for each pin on a bit-by-bit basis. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

Port E pin functions in mode 7 are shown in figure 5.22.



### Figure 5.22 Port E Pin Functions (Mode 7)

Note: \* Modes 6 and 7 are not available on the ROMless version.

### 5.10.4 MOS Input Pull-Up Function

Port E has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 4, 5, and 6 when 8-bit bus mode is selected, or in mode 7, and can be specified as on or off on an individual bit basis.

When a PEDDR bit is cleared to 0 in mode 4, 5, or 6 when 8-bit bus mode is selected, or in mode 7, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 5.18 summarizes the MOS input pull-up states.

### Table 5.18 MOS Input Pull-Up States (Port E)

Modes		Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
7		OFF	OFF	ON/OFF	ON/OFF
4 to 6	8-bit bus				
	16-bit bus			OFF	OFF

Legend

OFF: MOS input pull-up is always off.

ON/OFF: On when PEDDR = 0 and PEPCR = 1; otherwise off.

### 5.11 Port F

### 5.11.1 Overview

Port F is an 8-bit I/O port. Port F pins also function as bus control signal input/output pins ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{WAIT}$ ,  $\overline{BREQ}$ ,  $\overline{BACK}$ ,  $\overline{BREQO}$ ,  $\overline{CS4}$ , and  $\overline{CS5}$ ), the system clock ( $\emptyset$ ) output pin and interrupt input pins ( $\overline{IRQ0}$  to  $\overline{IRQ3}$ ).

The interrupt input pins ( $\overline{IRQ0}$  to  $\overline{IRQ3}$ ) are Schmitt-triggered inputs.

Figure 5.23 shows the port F pin configuration.



Figure 5.23 Port F Pin Functions

#### 5.11.2 Register Configuration

Table 5.19 shows the port F register configuration.

#### Table 5.19Port F Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port F data direction register	PFDDR	W	H'80/H'00* <sup>2</sup>	H'FEBE
Port F data register	PFDR	R/W	H'00	H'FF6E
Port F register	PORTF	R	Undefined	H'FF5E
Bus control register L	BCRL	R/W	H'3C	H'FED5
System control register	SYSCR	R/W	H'01	H'FF39
Port function control register 1	PFCR1	R/W	H'0F	H'FF45
Port function control register 2	PFCR2	R/W	H'30	H'FFAC

Notes: 1. Lower 16 bits of the address.

2. Initial value depends on the mode.

#### Port F Data Direction Register (PFDDR)

Bit	:	7	6	5	4	3	2	1	0
	ſ	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
Modes 4 to	6*								
Initial value	:	1	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W
Mode 7*									
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PFDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.

PFDDR is initialized by a reset, and in hardware standby mode, to H'80 in modes 4 to 6\*, and to H'00 in mode 7\*. It retains its prior state after in software standby mode. The OPE bit in SBYCR is used to select whether the bus control output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Note: \* Modes 6 and 7 are not available on the ROMless version.

### Port F Data Register (PFDR)

Bit :	7	6	5	4	3	2	1	0
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W							

PFDR is an 8-bit readable/writable register that stores output data for the port F pins (PF7 to PF0).

PFDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

### Port F Register (PORTF)

Bit	:	7	6	5	4	3	2	1	0
		PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
Initial valu	e :	*	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R	R
Note: * De	eterm	ined by st	ate of pins	PF7 to PF	0.				

Note: \* Determined by state of pins PF7 to PF0.

PORTF is an 8-bit read-only register that shows the pin states, and cannot be modified. Writing of output data for the port F pins (PF7 to PF0) must always be performed on PFDR.

If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read. If a port F read is performed while PFDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTF contents are determined by the pin states, as PFDDR and PFDR are initialized. PORTF retains its prior state after in software standby mode.

### Port Function Control Register 1 (PFCR1)

Bit	:	7	6	5	4	3	2	1	0
		CSS17	CSS36	PF1CS5S	PF0CS4S	A23E	A22E	A21E	A20E
Initial va	alue :	0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR1 is an 8-bit readable/writable register that performs I/O port control. PFCR1 is initialized to H'0F by a reset, and in hardware standby mode.

Bit 7—CS17 Select (CSS17): Selects whether  $\overline{CS1}$  or  $\overline{CS7}$  is output from the PG3 pin. For details see section 5.12 port G.

**Bit 6—CS36 Select (CSS36):** Selects whether  $\overline{CS3}$  or  $\overline{CS6}$  is output from the PG1 pin. For details, see section 5.12 port G.

**Bit 5—Port F1 Chip Select 5 Select (PF1CS5S):** Selects enabling or disabling of  $\overline{CS5}$  output. This bit is valid in modes 4 to 6.

Bit 5 PF1CS5S	Description	
0	PF1 is the PF1/BACK/IRQ1 pin	(Initial value)
1	PF1 is the PF1/ $\overline{BACK}/\overline{IRQ1}/\overline{CS5}$ pin. $\overline{CS5}$ output is enabled when B CS25E = 1, and PF1DDR = 1	RLE = 0,

**Bit 4—Port F0 Chip Select 4 Select (PF0CS4S):** Selects enabling or disabling of  $\overline{CS4}$  output. This bit is valid in modes 4 to 6.

### Bit 4

PF0CS4S	Description	
0	PF0 is the PF0/BREQ/IRQ0 pin	(Initial value)
1	PF0 is the PF0/BREQ/IRQ0/CS4 pin. $\overline{CS4}$ output is enabled when E CS25E = 1, and PF0DDR = 1	3RLE = 0,

**Bit 3—Address 23 Enable (A23E):** Enables or disables address output 23 (A23). For details, see section 5.2 port 1.

**Bit 2—Address 22 Enable (A22E):** Enables or disables address output 22 (A22). For details, see section 5.2 port 1.

**Bit 1—Address 21 Enable (A21E):** Enables or disables address output 21 (A21). For details, see section 5.2 port 1.

**Bit 0—Address 20 Enable (A20E):** Enables or disables address output 20 (A20). For details, see section 5.2 port 1.

### Port Function Control Register 2 (PFCR2)

Bit	:	7	6	5	4	3	2	1	0
	ſ	—	—	CS167E	CS25E	ASOD	—	—	—
Initial va	lue :	0	0	1	1	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R	R	R

PFCR2 is an 8-bit readable/writable register that performs I/O port control. PFCR2 is initialized to H'30 by a reset, and in hardware standby mode.

#### Bits 7 and 6—Reserved.

**Bit 5—CS167 Enable (CS167E):** Enables or disables  $\overline{CS1}$ ,  $\overline{CS6}$ , and  $\overline{CS7}$  output. For details, see section 5.12 port G.

**Bit 4—CS25 Enable (CS25E):** Enables or disables  $\overline{CS2}$ ,  $\overline{CS3}$ ,  $\overline{CS4}$ , and  $\overline{CS5}$  output. Change the CS25E setting only when the DDR bits are cleared to 0. This bit is valid in modes 4 to 6.

Bit 4 CS25E	Description	
0	$\overline{\text{CS2}}$ , $\overline{\text{CS3}}$ , $\overline{\text{CS4}}$ , and $\overline{\text{CS5}}$ output disabled (can be used as I/O p	orts)
1	$\overline{\text{CS2}}$ , $\overline{\text{CS3}}$ , $\overline{\text{CS4}}$ , and $\overline{\text{CS5}}$ output enabled	(Initial value)

**Bit 3—AS Output Disable (ASOD):** Enables or disables  $\overline{AS}$  output. This bit is valid in modes 4 to 6.

Bit 3 ASOD	Description	
0	PF6 is used as $\overline{\text{AS}}$ output pin	(Initial value)
1	PF6 is designated as I/O port, and does not funct	ion as $\overline{AS}$ output pin

#### Bits 2 to 0-Reserved.

#### System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
		—	—	INTM1	INTM0	NMIEG	LWROD	—	RAME
Initial va	lue :	0	0	0	0	0	0	0	1
R/W	:	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W

# **Bit 2—LWR Output Disable (LWROD):** Enables or disables $\overline{LWR}$ output. This bit is valid in modes 4 to 6.

# Bit 2

LWROD	Description	
0	PF3 is designated as LWR output pin	(Initial value)
1	PF3 is designated as I/O port, and does not function as $\overline{\text{LWR}}$ output	pin

#### **Bus Control Register L (BCRL)**

Bit	:	7	6	5	4	3	2	1	0
		BRLE	BREQOE	EAE					WAITE
Initial va	alue :	0	0	1	1	1	1	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRL is an 8-bit readable/writable register that performs selection of the external bus-released state protocol, selection of the area partition unit, and enabling or disabling of  $\overline{WAIT}$  pin input.

BCRL is initialized to H'3C by a reset, and in hardware standby mode. It is not initialized in software standby mode.

Bit 7 BRLE	Description
0	External bus release disabled. BREQ, BACK, and BREQO pins can be used as I/O ports (Initial value)
1	External bus release enabled

**Bit 6—BREQO Pin Enable (BREQOE):** Outputs a signal that requests the external bus master to drop the bus request signal ( $\overline{BREQ}$ ) in the external bus-released state, or when an internal bus master performs an external space access.

Bit 6 BREQOE	Description	
0	BREQO output disabled. BREQO pin can be used as I/O port	(Initial value)
1	BREQO output enabled	

**Bit 0—WAIT Pin Enable (WAITE):** Selects enabling or disabling of wait input by the  $\overline{WAIT}$  pin.

Bit 0		
WAITE	Description	
0	Wait input by $\overline{\text{WAIT}}$ pin disabled. $\overline{\text{WAIT}}$ pin can be used as I/O port	(Initial value)
1	Wait input by $\overline{WAIT}$ pin enabled	

#### 5.11.3 Pin Functions

Port F pins also function as bus control signal input/output pins ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{WAIT}$ ,  $\overline{BREQ}$ ,  $\overline{BACK}$ ,  $\overline{BREQO}$ ,  $\overline{CS4}$ , and  $\overline{CS5}$ ) the system clock ( $\emptyset$ ) output pin and interrupt input pins ( $\overline{IRQ0}$  to  $\overline{IRQ3}$ ). The pin functions differ between modes 4, 5, and  $6^{*1}$ , and mode  $7^{*1}$ . Port F pin functions are shown in table 5.20.

### Table 5.20Port F Pin Functions

### Pin Selection Method and Pin Functions

The pin function is switched as shown below according to bit PF7DDR.					
PF7DDR	0	1			
Pin function	PF7 input pin	ø output pin			

PF6/AS

PF7/ø

The pin function is switched as shown below according to the operating mode, and bit PF6DDR, and bit ASOD in PFCR2.

Operating Mode	Modes 4, 5, 6* <sup>1</sup>			Mode 7*1		
ASOD	0	1		—		
PF6DDR	—	0	1	0	1	
Pin function	AS output pin	PF6 input pin	PF6 output pin	PF6 input pin	PF6 output pin	

PF5/RD The pin function is switched as shown below according to the operating mode and bit PF5DDR.

Operating Mode	Modes 4, 5, 6 <sup>*1</sup>	Mode 7*1		
PF5DDR		0	1	
Pin function	RD output pin	PF5 input pin	PF5 output pin	

PF4/HWR The pin function is switched as shown below according to the operating mode and bit PF4DDR.

Operating Mode	Modes 4, 5, 6 <sup>*1</sup>	Mode 7*1		
PF4DDR	—	0	1	
Pin function	HWR output pin	PF4 input pin	PF4 output pin	

#### Pin Selection Method and Pin Functions

PF3/LWR/IRQ3

Q3The pin function is switched as shown below according to the operating mode,<br/>and bit PF3DDR, and bit LWROD in SYSCR.

Operating Mode	Modes 4, 5, 6 <sup>*1</sup> Mode 7 <sup>*1</sup>						
LWROD	0	1	_				
PF3DDR	_	0	1	0	1		
Pin function	LWR output pin	PF3 input pin	PF3 input pin	PF3 output pin			
	IRQ3 interrupt input pin*2						

PF2/WAIT/IRQ2/<br/>BREQOThe pin function is switched as shown below according to the operating mode,<br/>and WAITE bit, BREQOE bit in BCRL and PF2DDR bit.

Operating Mode	Modes 4, 5, 6 <sup>*1</sup>							Mode 7 <sup>*1</sup>	
BREQOE	0 1						_		
WAITE	0 1			0	1				
PF2DDR	0	1	0	1		—	0	1	
Pin function	PF2	PF2	WAIT	Setting	BREQO	Setting	PF2 PF2		
	input	input output input prohi- output prohi-					input	output	
	pin	pin	pin	bited	pin	bited	pin	pin	
	IRQ2 interrupt input pin*2								

#### Selection Method and Pin Functions

PF1/BACK/IRQ1/ CS5

Pin

(/IRQ1/ The pin function is switched as shown below according to the operating mode, and the BRLE bit in BCRL, PF1CS5S bit in PFCR1, and CS25E bit in PFCR2 and PF1DDR bit.

	r						
Operating Mode		Ма	Mode 7 <sup>*1</sup>				
BRLE			—				
PF1DDR	0		1		_	0	1
CS25E	_	0	1		_	_	_
PF1CS5S			0 1		_	_	_
Pin function	PF1 input pin	PF1 output pin		CS5 output pin	BACK output pin	PF1 input pin	PF1 output pin
	IRQ1 interrupt input pin*2						

PF0/BREQ/IRQ0/ The pin function is switched as shown below according to the operating mode, and the BRLE bit in BCRL and PF0CS4S bit in PFCR1 and CS25E bit in PFCR2 and PF0DDR bit

Operating Mode		Мо	Mode 7 <sup>*1</sup>					
BRLE			—					
PF0DDR	0		1		—	0	1	
CS25E	_	0		1	_	_	_	
PF0CS4S	_		0 1		_	_	_	
Pin function	PF0	PF0 CS4 output pin output pin			BREQ	PF0	PF0	
	input				output	input	output	
	pin			pin	pin	pin		
	IRQ0 interrupt input pin*2							

Notes: 1. Modes 6 and 7 are not available on the ROMless version.

- 2. When this pin is used as an external interrupt input, the pin function should be set as a port (PFn) input pin.
- 3. Valid only in 8-bit-bus mode.
## 5.12 Port G

### 5.12.1 Overview

Port G is a 5-bit I/O port. Port G pins also function as bus control signal output pins ( $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{CS6}$ ,  $\overline{CS7}$ ). The A/D converter input pin ( $\overline{ADTRG}$ ), and interrupt input pins ( $\overline{IRQ6}$ ,  $\overline{IRQ7}$ ). The interrupt input pins ( $\overline{IRQ6}$ ,  $\overline{IRQ7}$ ) are Schmitt-triggered inputs.

Figure 5.24 shows the port G pin configuration.



\_\_\_\_\_



### 5.12.2 Register Configuration

Table 5.21 shows the port G register configuration.

#### Table 5.21Port G Registers

Name	Abbreviation	R/W	Initial Value*1	Address* <sup>2</sup>
Port G data direction register	PGDDR	W	H'10/H'00* <sup>3</sup>	H'FEBF
Port G data register	PGDR	R/W	H'00	H'FF6F
Port G register	PORTG	R	Undefined	H'FF5F
Port function control register 1	PFCR1	R/W	H'0F	H'FF45
Port function control register 2	PFCR2	R/W	H'30	H'FFAC

Notes: 1. Value of bits 4 to 0.

2. Lower 16 bits of the address.

3. Initial value depends on the mode.

### Port G Data Direction Register (PGDDR)

Bit	:	7	6	5	4	3	2	1	0
		_		—	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR
Modes 4 a	ind 5								
Initial value	e:Ur	ndefined	Undefined	Undefined	1	0	0	0	0
R/W	:	_	—	—	W	W	W	W	W
Modes 6 a	nd 7*								
Initial value	e:Ur	ndefined	Undefined	Undefined	0	0	0	0	0
R/W	:	_	_	_	W	W	W	W	W

PGDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port G. PGDDR cannot be read, and bits 7 to 5 are reserved. If PGDDR is read, an undefined value will be read.

The PGDDR is initialized by a reset and in hardware standby mode, to H'10 (bits 4 to 0) in modes 4 and 5, and to H'00 (bits 4 to 0) in modes 6 and 7\*. It retains its prior state after in software standby mode. The OPE bit in SBYCR is used to select whether the bus control output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Note: \* Modes 6 and 7 are not available on the ROMless version.

#### Port G Data Register (PGDR)

Bit	:	7	6	5	4	3	2	1	0
		_	—	_	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR
Initial value : Undefined Undefined Undefined				0	0	0	0	0	
R/W	:	_	—	_	R/W	R/W	R/W	R/W	R/W

PGDR is an 8-bit readable/writable register that stores output data for the port G pins (PG4 to PG0).

Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be modified.

PGDR is initialized to H'00 (bits 4 to 0) by a reset, and in hardware standby mode. It retains its prior state after in software standby mode.

### Port G Register (PORTG)

Bit	:	7	6	5	4	3	2	1	0
		—	_	—	PG4	PG3	PG2	PG1	PG0
Initial value	: U	ndefined	Undefined	Undefined	*	*	*	*	*
R/W : R R R R									
Note: * Det	termi	ned by s	tate of pins	s PG4 to PC	<b>G</b> 0.				

PORTG is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port G pins (PG4 to PG0) must always be performed on PGDR.

Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be modified.

If a port G read is performed while PGDDR bits are set to 1, the PGDR values are read. If a port G read is performed while PGDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTG contents are determined by the pin states, as PGDDR and PGDR are initialized. PORTG retains its prior state after in software standby mode.

### Port Function Control Register 1 (PFCR1)

Bit	:	7	6	5	4	3	2	1	0
		CSS17	CSS36	PF1CS5S	PF0CS4S	A23E	A22E	A21E	A20E
Initial va	lue :	0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR1 is an 8-bit readable/writable register that performs I/O port control. PFCR1 is initialized to H'0F by a reset, and in hardware standby mode.

**Bit 7—CS17 Select (CSS17):** Selects whether  $\overline{CS1}$  or  $\overline{CS7}$  is output from the PG3 pin. Change the CSS17 bit setting only when the corresponding DDR bit is 0. This bit is valid in modes 4 to 6.

Bit 7 CSS17	Description
0	PG3 is the PG3/ $\overline{CS1}$ pin. $\overline{CS1}$ output is enabled when CS167E = 1 and PG3DDR = 1 (Initial value)
1	PG3 is the PG3/ $\overline{CS7}$ pin. $\overline{CS7}$ output is enabled when CS167E = 1 and PG3DDR = 1

**Bit 6—CS36 Select (CSS36):** Selects whether  $\overline{CS3}$  or  $\overline{CS6}$  is output from the PG1 pin. Change the CSS36 bit setting only when the corresponding DDR bit is 0. This bit is valid in modes 4 to 6.

Bit 6 CSS36	Description
0	PG1 is the PG1/ $\overline{IRQ7}/\overline{CS3}$ pin. $\overline{CS3}$ output is enabled when CS25E = 1 and PG1DDR = 1 (Initial value)
1	PG1 is the PG1/IRQ7/CS6 pin. $\overline{CS6}$ output is enabled when CS167E = 1 and PG1DDR = 1

Bit 5—Port F1 Chip Select 5 Select (PF1CS5S): Enables or disables  $\overline{CS5}$  output. For details, see section 5.11, Port F.

Bit 4—Port F0 Chip Select 4 Select (PF0CS4S): Enables or disables  $\overline{CS4}$  output. For details, see section 5.11, Port F.

**Bit 3—Address 23 Enable (A23E):** Enables or disables address output 23 (A23). For details, see section 5.2, Port 1.

Bit 2—Address 22 Enable (A22E): Enables or disables address output 22 (A22). For details, see section 5.2,, Port 1.

**Bit 1—Address 21 Enable (A21E):** Enables or disables address output 21 (A21). For details, see section 5.2, Port 1.

**Bit 0—Address 20 Enable (A20E):** Enables or disables address output 20 (A20). For details, see section 5.2, Port 1.

### Port Function Control Register 2 (PFCR2)

Bit	:	7	6	5	4	3	2	1	0
		—	—	CS167E	CS25E	ASOD	_	—	—
Initial va	lue :	0	0	1	1	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R	R	R

PFCR2 is an 8-bit readable/writable register that performs I/O port control. PFCR2 is initialized to H'30 by a reset, and in hardware standby mode. This bit is valid in modes 4 to 6.

### Bits 7 and 6—Reserved.

**Bit 5—CS167 Enable (CS167E):** Enables or disables  $\overline{CS1}$ ,  $\overline{CS6}$ , and  $\overline{CS7}$  output. Change the CS167E setting only when the DDR bits are cleared to 0.

Bit 5 CS167E	Description	
0	$\overline{\text{CS1}}$ , $\overline{\text{CS6}}$ , and $\overline{\text{CS7}}$ output disabled (can be used as I/O ports)	
1	$\overline{\text{CS1}}$ , $\overline{\text{CS6}}$ , and $\overline{\text{CS7}}$ output enabled	(Initial value)

**Bit 4—CS25 Enable (CS25E):** Enables or disables  $\overline{CS2}$ ,  $\overline{CS3}$ ,  $\overline{CS4}$ , and  $\overline{CS5}$  output. Change the CS25E setting only when the DDR bits are cleared to 0. This bit is valid in modes 4 to 6.

Bit 4 CS25E	Description	
0	$\overline{\text{CS2}}$ , $\overline{\text{CS3}}$ , $\overline{\text{CS4}}$ , and $\overline{\text{CS5}}$ output disabled (can be used as I/O po	orts)
1	$\overline{\text{CS2}}$ , $\overline{\text{CS3}}$ , $\overline{\text{CS4}}$ , and $\overline{\text{CS5}}$ output enabled	(Initial value)

**Bit 3—AS Output Disable (ASOD):** Enables or disables  $\overline{AS}$  output. This bit is valid in modes 4 to 6. For details, see section 5.11, Port F.

Bits 2 to 0-Reserved.

#### 5.12.3 Pin Functions

Port G pins also function as bus control signal output pins ( $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{CS6}$ ,  $\overline{CS7}$ ) the A/D converter input pin ( $\overline{ADTRG}$ ), and interrupt input pins ( $\overline{IRQ6}$ ,  $\overline{IRQ7}$ ). The pin functions are different in mode 7\*, and modes 4 to 6\*. Port G pin functions are shown in table 5.22.

#### Table 5.22Port G Pin Functions

Selection Meth	Selection Method and Pin Functions						
	The pin function is switched as shown below according to the operating mode and bit PG4DDR.						
Operating Mode	Modes 4, 5, 6 <sup>*1</sup> Mode 7 <sup>*1</sup>						
PG4DDR	0	1	0	1			
Pin function	PG4 input pin CS0 output pin PG4 input pin PG4 output pir						
	The pin function and bit PG4DDf Operating Mode PG4DDR	The pin function is switched as and bit PG4DDR.Operating ModeModesPG4DDR0	The pin function is switched as shown below ac and bit PG4DDR.Operating ModeModes 4, 5, 6*1PG4DDR01	The pin function is switched as shown below according to the o and bit PG4DDR.Operating ModeModes 4, 5, 6*1ModePG4DDR010			

PG3/CS1/CS7 The pin function is switched as shown below according to the operating mode and CSS17 bit in PFCR1, CS167E bit in PFCR2, and bit PG3DDR.

Operating Mode		Modes	Mode 7 <sup>*1</sup>			
PG3DDR	0		1		0	1
CS167E	—	0		1		
CSS17	—	—	0	1	_	
Pin function	PG3 input pin	PG3 output pin	CS1 output pin	CS7 output pin	PG3 input pin	PG3 output pin

PG2/CS2 The pin function is switched as shown below according to the operating mode and CS25E bit in PFCR2, and bit PG2DDR.

Operating Mode	N	lodes 4, 5, 6 <sup>:</sup>	Mod	e 7*1	
PG2DDR	0		1	0	1
CS25E		0	1		—
Pin function	PG2 input pin	PG2 output pin	CS2 output pin	PG2 input pin	PG2 output pin

#### Pin Selection Method and Pin Functions

PG1/CS3/CS6/ The pin function is switched as shown below according to the combination of operating mode and CSS36 bit in PFCR1, CS167E bit in PFCR2, CS25E bit and bit PG1DDR.

Operating Mode		Modes 4, 5, 6*1							Mod	e 7*1
PG1DDR	0	0 1						0	1	
CS167E	—	0				1				—
CS25E	—	0 1		1	0 1		1		—	
CSS36	—	—	0	1	0	1	0	1	_	—
Pin function	PG1	PG1	CS3	PG1 ou	itput pin	tput pin CS6 CS3 CS6		CS6	PG1	PG1
	input	output	output			output	output	output	input	output
	pin	pin	pin			pin	pin	pin	pin	pin
		IRQ7 interrupt input pin*2								

PG0/ADTRG/IRQ6 The pin function is switched as shown below according to the combination of bits TRGS1 and TRGS0 (trigger select 1 and 0) in the A/D control register (ADCR).

PG0DDR	0	1					
Pin function	PG0 input	PG0 output					
	ADTRG input pin*3						
	IRQ6 interrupt input pin*2						

Notes: 1. Modes 6 and 7 are not available on the ROMless version.

- 2. When this pin is used as an external interrupt input, it should not be used as an input/output pin with other functions.
- 3.  $\overline{\text{ADTRG}}$  input when TRGS1 = TRGS0 = 1.

## 5.13 Pin States

### 5.13.1 Port States in Each Mode

### Table 5.23 I/O Port States in Each Processing State

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus-Released State	Program Execution State Sleep Mode
P17/TIOCB2/ TCLKD P16/TIOCA2 P15/TIOCB1/ TCLKC P14/TIOCA1	4 to 7	Т	Т	kept	kept	I/O port
P13/TIOGD0/ TCLKB/A23	4 to 6	Т	Т	[AnE = 0] kept	[AnE = 0] kept	[AnE = 0] I/O port
P12/TIOCC0/7 CLKA/A22 P11/TIOCB0/	Г			[AnE · DDR = 1] kept	[AnE · DDR = 1] kept	[AnE · DDR = 1] I/O port
A21 P10/TIOCA0/ A20				[AnE · DDR · OPE = 1] T	[AnE · DDR = 1] T	[AnE · DDR = 1] Address output
				[AnE · DDR · OPE = 1] kept		
	7	Т	Т	kept	kept	I/O port
Port 2	4 to 7	Т	Т	kept	kept	I/O port
Port 3	4 to 7	Т	Т	kept	kept	I/O port
P47/DA1	4 to 7	Т	Т	[DAOE1 = 1] kept	kept	I/O port
				[DAOE1 = 0] T		
P46/DA0	4 to 7	Т	Т	[DAOE0 = 1] kept	kept	I/O port
				[DAOE0 = 0] T		
P45 to P40	4 to 7	Т	Т	Т	Т	Input port

Port Name Pin Name	MCU Ope Mod	rating	Reset	Hardware Standby Mode	Software Standby Mode	Bus-Released State	Program Execution State Sleep Mode
PA3/A19	4, 5		L	Т	[OPE = 0]	Т	Address output
PA2/A18					T		
PA1/A17					[OPE = 1] kept		
PA0/A16							
	6		Т	Т	$[DDR \cdot OPE = 0]$ T	Т	[DDR = 0] Input port
					[DDR · OPE = 1] kept		[DDR = 1] Address output
	7		Т	Т	kept	kept	I/O port
Port B	4, 5		L	Т	[OPE = 0] T	Т	Address output
					[OPE = 1] kept		
	6		Т	Т	$\begin{bmatrix} DDR \cdot OPE = 0 \end{bmatrix}$	Т	[DDR = 0] Input port
					[DDR · OPE = 1] kept		[DDR = 1] Address output
	7		Т	Т	kept	kept	I/O port
Port C	4, 5		L	Т	[OPE = 0] T	Т	Address output
					[OPE = 1] kept		
	6		Т	Т	$\begin{bmatrix} DDR \cdot OPE = 0 \end{bmatrix}$	Т	[DDR = 0] Input port
					[DDR · OPE = 1] kept		[DDR = 1] Address output
	7		Т	Т	kept	kept	I/O port
Port D	4 to	6	Т	Т	T	T	Data bus
	7		Т	Т	kept	kept	I/O port
Port E	4 to 6	8-bit bus	Т	Т	kept	kept	I/O port
		16-bit bus	Т	Т	Т	Т	Data bus
	7		Т	Т	kept	kept	I/O port

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus-Released State	Program Execution State Sleep Mode
PF7 /ø	4 to 6	Clock output	Т	[DDR = 0] Input port	[DDR = 0] Input port	[DDR = 0] Input port
				[DDR = 1] H	[DDR = 1] Clock output	[DDR = 1] Clock output
	7	Т	Т	[DDR = 0] Input port	[DDR = 0] Input port	[DDR = 0] Input port
				[DDR = 1] H	[DDR = 1] Clock output	[DDR = 1] Clock output
PF6/AS	4 to 6	Н	Т	[ASOD = 1] kept	[ASOD = 1] kept	[ASOD = 1] I/O port
				$[\overline{\text{ASOD}} \cdot \overline{\text{OPE}} = 1]$ T	[ASOD = 0] T	$\frac{[ASOD=0]}{AS}$
				$[\overline{\text{ASOD}} \cdot \text{OPE} = 1]$ H		
	7	Т	Т	kept	kept	I/O port
PF5/RD PF4/HWR	4 to 6	Н	Т	[OPE = 0] T	Т	RD, HWR
				[OPE = 1] H		
	7	Т	Т	kept	kept	I/O port
PF3/LWR/ IRQ3	4 to 6	Н	Т	[LWROD = 1] kept	[LWROD = 1] kept	[LWROD = 1] I/O port
				$[\overline{\text{LWROD}} \cdot \overline{\text{OPE}} = 1]$ T	[LWROD = 0] T	$\frac{[LWROD = 0]}{LWR}$
				$[\overline{LWROD} \cdot OPE = 1]$ H		
	7	Т	Т	kept	kept	I/O port
PF2/WAIT/ IRQ2/ BREQO	4 to 6	Т	Т	[BREQOE + WAITE = 0] kept	[BREQOE + WAITE = 0] kept	[BREQOE + WAITE = 0] I/O port
				[BREQOE = 1] kept	[BREQOE = 1] BREQO	[BREQOE = 1] BREQO
				[BREQOE = 0] And [WAITE · DDR = 1] T	[BREQOE = 0] And [WAITE · DDR = 1] T	$[BREQOE = 0]$ And $[WAITE \cdot \overline{DDR} = 1]$ WAIT
	7	Т	Т	kept	kept	I/O port

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus-Released State	Program Execution State Sleep Mode
PF1/BACK / IRQ1/CS5	4 to 6	Т	Т	$[BRLE + CS25E \cdot PF1CS5S = 0]$ kept $[\overline{BRLE} \cdot DDR \cdot CS25E \cdot PF1CS5S = 1]$ And [OPE = 0] T $[\overline{BRLE} \cdot DDR \cdot CS25E \cdot PF1CS5S = 1]$ And [OPE = 1] H [BRLE = 1] BACK	L =	$[BRLE + CS25E \cdot PF1CS5S = 0]$ $I/O \text{ port}$ $[BRLE \cdot DDR \cdot CS25E \cdot PF1CS5S = 1]$ $CS55$ $[BRLE = 1]$ $BACK$
	7	Т	Т	kept	kept	I/O port
PF0/BREQ/ IRQ0/CS4	4 to 6	Т	Τ	$[BRLE + CS25E \cdot PF0CS4S = 0]$ kept $[BRLE \cdot DDR \cdot CS25E \cdot PF0CS4S = 1]$ And $[OPE = 0]$ T $[BRLE \cdot DDR \cdot CS25E \cdot PF0CS4S = 1]$ And $[OPE = 1]$ H $[BRLE = 1]$ T	T	[BRLE + CS25E · PF0CS4S = 0] I/O port [BRLE · DDR · CS25E · PF0CS4S = 1] CS4 [BRLE = 1] BREQ
	7	Т	Т	kept	kept	I/O port

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus-Released State	Program Execution State Sleep Mode
PG4/CS0	4, 5	Н	Т	[DDR · OPE = 0] T	Т	[DDR = 0] Input port
	6	Т	_	[DDR · OPE = 1] H		[DDR = 1] CS0
	7	Т	Т	kept	kept	I/O port
PG3/CS1/ CS7	4 to 6	Т	Т	[CS167E = 0] kept	[CS167E = 0] kept	[CS167E = 0] I/O port
				[CS167E · DDR = 1] T	[CS167E = 1] T	$[CS167E \cdot \overline{DDR} = 1]$ Input port
				[CS167E · DDR · OPE = 1] T		[CS167E · <del>CSS17</del> · DDR = 1] <del>CS1</del>
				[CS167E · DDR · OPE = 1] H		[CS167E · CSS17 · DDR = 1] CS7
	7	Т	Т	kept	kept	I/O port
PG2/CS2	4 to 6	Т	Т	[CS25E = 0] kept	[CS25E = 0] kept	[CS25E = 0] I/O port
				$[CS25E \cdot \overline{DDR} = 1]$ T	[CS25E = 1] T	$[CS25E \cdot \overline{DDR} = 1]$ Input port
				[CS25E · DDR · OPE = 1] T		$\frac{[CS25E \cdot DDR = 1]}{CS2}$
				[CS25E · DDR · OPE = 1] H		
	7	Т	Т	kept	kept	I/O port

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus-Released State	Program Execution State Sleep Mode	
PG1/CS3/ CS6/IRQ7	4 to 6	T	T	$  \begin{bmatrix} \overline{CSS36} \cdot CS25E + \\ CSS36 \cdot CS167E \\ = 0 \end{bmatrix} $ kept $ \begin{bmatrix} \overline{CSS36} \cdot CS25E \cdot \\ \overline{DDR} = 1 \end{bmatrix} $ T $ \begin{bmatrix} CSS36 \cdot CS167E \cdot \\ \overline{DDR} = 1 \end{bmatrix} $ T $ \begin{bmatrix} \overline{CSS36} \cdot CS25E \cdot \\ DDR \cdot \overline{OPE} = 1 \end{bmatrix} $ T $ \begin{bmatrix} CSS36 \cdot CS167E \cdot \\ DDR \cdot \overline{OPE} = 1 \end{bmatrix} $ T $ \begin{bmatrix} CSS36 \cdot CS167E \cdot \\ DDR \cdot \overline{OPE} = 1 \end{bmatrix} $ T $ \begin{bmatrix} \overline{CSS36} \cdot CS25E \cdot \\ DDR \cdot \overline{OPE} = 1 \end{bmatrix} $ T $ \begin{bmatrix} \overline{CSS36} \cdot CS25E \cdot \\ DDR \cdot \overline{OPE} = 1 \end{bmatrix} $ H $ \begin{bmatrix} CSS36 \cdot CS167E \cdot \\ DDR \cdot \overline{OPE} = 1 \end{bmatrix} $ H	[CSS36 · CS25E + CSS36 · CS167E = 0] kept [CSS36 · CS25E + CSS36 · CS167E = 1] T	$  \frac{[\overline{CSS36} \cdot CS25E + CSS36 \cdot CS167E = 0]}{I/O \text{ port}}   \frac{[\overline{CSS36} \cdot CS25E \cdot DDR = 1]}{I \text{ nput port}}   \frac{[CSS36 \cdot CS167E \cdot DDR = 1]}{I \text{ nput port}}   \frac{[\overline{CSS36} \cdot CS25E \cdot DDR = 1]}{CS3}   \frac{[CSS36 \cdot CS167E \cdot DDR = 1]}{CS6}                                    $	
	7	Т	Т	kept	kept	I/O port	
PG0/ADTRG/ IRQ6	4 to 7	Т	Т	kept	kept	I/O port	
	Address n enable (n = 23 to 20) AS output disable CS167 enable CS25 enable CS36 select CS17 select : Port F1 chip select 5 select						

## 5.14 I/O Port Block Diagrams

#### 5.14.1 Port 1



Figure 5.25 (a) Port 1 Block Diagram (Pins P10 and P11)



Figure 5.25 (b) Port 1 Block Diagram (Pins P12 and P13)



Figure 5.25 (c) Port 1 Block Diagram (Pins P14 and P16)



Figure 5.25 (d) Port 1 Block Diagram (Pins P15 and P17)



Figure 5.26 Port 2 Block Diagram (Pins P2n)



Figure 5.27 (a) Port 3 Block Diagram (Pins P30 and P31)



Figure 5.27 (b) Port 3 Block Diagram (Pins P32 and P33)



Figure 5.27 (c) Port 3 Block Diagram (Pins P34 and P35)



Figure 5.28 (a) Port 4 Block Diagram (Pins P40 to P45)



Figure 5.28 (b) Port 4 Block Diagram (Pins P46 and P47)

5.14.5 Port A



Figure 5.29 Port A Block Diagram (Pins PA0, PA1, PA2, and PA3)

5.14.6 Port B



Figure 5.30 Port B Block Diagram (Pins PBn)

5.14.7 Port C



Figure 5.31 Port C Block Diagram (Pins PCn)

5.14.8 Port D



Figure 5.32 Port D Block Diagram (Pins PDn)

5.14.9 Port E



Figure 5.33 Port E Block Diagram (Pins PEn)

#### 5.14.10 Port F



Figure 5.34 (a) Port F Block Diagram (Pin PF0)



Figure 5.34 (b) Port F Block Diagram (Pin PF1)



Figure 5.34 (c) Port F Block Diagram (Pin PF2)



Figure 5.34 (d) Port F Block Diagram (Pin PF3)



Figure 5.34 (e) Port F Block Diagram (Pin PF4)



Figure 5.34 (f) Port F Block Diagram (Pin PF5)



Figure 5.34 (g) Port F Block Diagram (Pin PF6)



Figure 5.34 (h) Port F Block Diagram (Pin PF7)



Figure 5.35 (a) Port G Block Diagram (Pin PG0)


Figure 5.35 (b) Port G Block Diagram (Pin PG1)



Figure 5.35 (c) Port G Block Diagram (Pin PG2)



Figure 5.35 (d) Port G Block Diagram (Pin PG3)



Figure 5.35 (e) Port G Block Diagram (Pin PG4)

# Section 6 Supporting Module Block Diagrams

## 6.1 Interrupt Controller

### 6.1.1 Features

- Selection of two interrupt control modes
- Eight priority levels can be set for each module with IPR
- Independent vector addresses (NMI,  $\overline{IRQ7}$  to  $\overline{IRQ0}$ )
- Nine external interrupt pins
- DTC activation control

#### 6.1.2 Block Diagram



Figure 6.1 Block Diagram of Interrupt Controller

#### 6.1.3 Pins

### Table 6.1 Interrupt Controller Pins

Name	Symbol	I/O	Function	
Nonmaskable interrupt NMI		Input	Nonmaskable external interrupt; rising or falling edge can be selected	
External interrupt requests 7 to 0	IRQ7 to IRQ0	Input	Maskable external interrupts; rising, falling, or both edges, or level sensing, can be selected	

### 6.2 Data Transfer Controller

#### 6.2.1 Features

- Transfer possible over any number of channels
- Variety of transfer modes, including normal, repeat, and block transfer
- Direct specification of 16-Mbyte address space possible
- Byte or word can be selected as the transfer unit
- A CPU interrupt can be requested for an interrupt that activates the DTC
- Can be activated by software
- Module stop mode can be set
- DTC register information is located in on-chip RAM



### Figure 6.2 Block Diagram of DTC

### 6.3 16-Bit Timer Pulse Unit

#### 6.3.1 Features

- Comprises six 16-bit timer channels
- Maximum 16 pulse inputs/outputs
- Selection of 8 counter input clocks for each channel
- Compare match, input capture, counter clear operation, synchronous operation, and PWM mode can be set for each channel
- Buffer operation can be set for channels 0 and 3
- Phase counting mode can be set independently for each of channels 1, 2, 4, and 5
- Cascaded operation possible by connecting two 16-bit counter channels to form a 32-bit counter
- Fast access via internal 16-bit bus
- A/D converter conversion start trigger can be generated
- Module stop mode can be set



Figure 6.3 Block Diagram of TPU

### 6.3.3 Pins

### Table 6.2 TPU Pins

Channel	Name	Symbol	I/O	Function
All	Clock input A	TCLKA	Input	External clock A input pin (Channel 1 and 5 phase counting mode A-phase input)
	Clock input B	TCLKB	Input	External clock B input pin (Channel 1 and 5 phase counting mode B-phase input)
	Clock input C	TCLKC	Input	External clock C input pin (Channel 2 and 4 phase counting mode A-phase input)
	Clock input D	TCLKD	Input	External clock D input pin (Channel 2 and 4 phase counting mode B-phase input)
0	Input capture/out compare match A0	TIOCA0	I/O	TGR0A input capture input/output compare output/PWM output pin
	Input capture/out compare match B0	TIOCB0	I/O	TGR0B input capture input/output compare output/PWM output pin
	Input capture/out compare match C0	TIOCC0	I/O	TGR0C input capture input/output compare output/PWM output pin
	Input capture/out compare match D0	TIOCD0	I/O	TGR0D input capture input/output compare output/PWM output pin
1	Input capture/out compare match A1	TIOCA1	I/O	TGR1A input capture input/output compare output/PWM output pin
	Input capture/out compare match B1	TIOCB1	I/O	TGR1B input capture input/output compare output/PWM output pin
2	Input capture/out compare match A2	TIOCA2	I/O	TGR2A input capture input/output compare output/PWM output pin
	Input capture/out compare match B2	TIOCB2	I/O	TGR2B input capture input/output compare output/PWM output pin
3	Input capture/out compare match A3	TIOCA3	I/O	TGR3A input capture input/output compare output/PWM output pin
	Input capture/out compare match B3	TIOCB3	I/O	TGR3B input capture input/output compare output/PWM output pin
	Input capture/out compare match C3	TIOCC3	I/O	TGR3C input capture input/output compare output/PWM output pin
	Input capture/out compare match D3	TIOCD3	I/O	TGR3D input capture input/output compare output/PWM output pin

Channel	Name	Symbol	I/O	Function
4	Input capture/out compare match A4	TIOCA4	I/O	TGR4A input capture input/output compare output/PWM output pin
	Input capture/out compare match B4	TIOCB4	I/O	TGR4B input capture input/output compare output/PWM output pin
5	Input capture/out compare match A5	TIOCA5	I/O	TGR5A input capture input/output compare output/PWM output pin
	Input capture/out compare match B5	TIOCB5	I/O	TGR5B input capture input/output compare output/PWM output pin

## 6.4 8-Bit Timer

#### 6.4.1 Features

- Two-channel timer using 8-bit counters as base
- Selection of four counter input clocks
- Counter clearing can be specified
- Timer output by combination of two compare match signals
- Cascaded operation possible by connecting both counter channels to form a 16-bit counter
- Three interrupt sources for each channel
- A/D converter conversion start trigger can be generated
- Module stop mode can be set



Figure 6.4 Block Diagram of 8-Bit Timer

### 6.4.3 Pins

### Table 6.38-Bit Timer Pins

Channel	Name	Symbol	I/O	Function
0	Timer output pin 0	TMO0	Output	Compare match output
	Timer clock input pin 0	TMCI0	Input	Counter external clock input
	Timer reset input pin 0	TMRI0	Input	Counter external reset input
1	Timer output pin 1	TMO1	Output	Compare match output
	Timer clock input pin 1	TMCI1	Input	Counter external clock input
	Timer reset input pin 1	TMRI1	Input	Counter external reset input

## 6.5 Watchdog Timer

### 6.5.1 Features

- Switchable between watchdog timer mode and interval timer mode
- WDTOVF output in watchdog timer mode
- Interrupt generation when counter overflows in interval timer mode
- Selection of eight counter input clocks

#### 6.5.2 Block Diagram



Figure 6.5 Block Diagram of WDT

#### 6.5.3 Pins

#### Table 6.4 WDT Pin

Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF*	Output	Outputs counter overflow signal in watchdog timer mode

Note: \* The WDTOVF pin function cannot be used in the F-ZTAT version.

### 6.6 Serial Communication Interface

#### 6.6.1 Features

- Two on-chip channels in the H8S/2319 and H8S/2318 Series
- Selection of synchronous or asynchronous serial communication mode
- Full-duplex communication capability
- Selection of LSB-first or MSB-first transfer
- Built-in baud rate generator allows any bit rate to be selected
- Selection of transmit/receive clock source
- Four interrupts (ERI, RXI, TXI, and TEI), of which RXI and TXI can activate the DTC
- Module stop mode can be set



Figure 6.6 Block Diagram of SCI

### 6.6.3 Pins

### Table 6.5 SCI Pins

Channel	Name	Symbol	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output

## 6.7 Smart Card Interface

### 6.7.1 Features

- IC card interface conforming to ISO/IEC7816-3 supported as SCI extension function
- Switching between normal SCI and smart card interface by means of register setting
- Built-in baud rate generator allows any bit rate to be selected
- Three interrupts (TXI, RXI, and ERI), of which RXI and TXI can activate the DTC

#### 6.7.2 Block Diagram



Figure 6.7 Block Diagram of Smart Card Interface

#### 6.7.3 Pins

Channel	Name	Symbol	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output

#### Table 6.6 Smart Card Interface Pins

### 6.8 A/D Converter (8 Analog Input Channel Version)

#### 6.8.1 Features

- 10-bit resolution
- 8 input channels
- Settable analog conversion voltage range
- Conversion time: 6.7 µs per channel (at 20 MHz operation)
- Selection of single mode or scan mode as operating mode
- Four data registers
- Sample-and-hold function
- Three kinds of conversion start (software, timer conversion start trigger, or ADTRG pin)
- A/D conversion end interrupt request generation
- Module stop mode can be set



Figure 6.8 Block Diagram of A/D Converter

### 6.8.3 Pins

### Table 6.7A/D Converter Pins

Name	Symbol	I/O	Function
Analog power supply pin	$AV_{cc}$	Input	Analog circuit power supply
Analog ground pin	AV <sub>ss</sub>	Input	Analog circuit ground and reference voltage
Reference voltage pin	V <sub>ref</sub>	Input	A/D conversion reference voltage
Analog input pin 0	AN0	Input	Group 0 analog input
Analog input pin 1	AN1	Input	_
Analog input pin 2	AN2	Input	_
Analog input pin 3	AN3	Input	_
Analog input pin 4	AN4	Input	Group 1 analog input
Analog input pin 5	AN5	Input	_
Analog input pin 6	AN6	Input	_
Analog input pin 7	AN7	Input	_
A/D external trigger input pin	ADTRG	Input	External trigger for starting A/D conversion

## 6.9 D/A Converter

### 6.9.1 Features

- 8-bit resolution
- Two output channels
- Maximum conversion time of 10 µs (with 20 pF capacitive load)
- Output voltage of 0 V to  $V_{ref}$
- D/A output hold function in software standby mode
- Module stop mode can be set

### 6.9.2 Block Diagram



Figure 6.9 Block Diagram of D/A Converter

### 6.9.3 Pins

### Table 6.8D/A Converter Pins

Name	Symbol	I/O	Function
Analog power supply pin	$AV_{cc}$	Input	Analog circuit power supply
Analog ground pin	AV <sub>ss</sub>	Input	Analog circuit ground and reference voltage
Analog output pin 0	DA0	Output	Channel 0 analog output
Analog output pin 1	DA1	Output	Channel 1 analog output
Reference voltage pin	V <sub>ref</sub>	Input	Analog circuit reference voltage

### 6.10 RAM

### 6.10.1 Features

- Eight kbytes of on-chip high-speed static RAM in the H8S/2319, H8S/2318, H8S/2317, H8S/2316, H8S/2315, and H8S/2312, and two kbytes in the H8S/2313, H8S/2311, and H8S/2310
- Connected to the CPU by a 16-bit data bus, enabling one-state access to both byte data and word data
- Can be enabled or disabled by means of the RAM enable bit (RAME) in the system control register (SYSCR)





Figure 6.10 Block Diagram of RAM (8 kbytes)

## 6.11 ROM (H8S/2319)

### 6.11.1 Features

- Connected to the bus master by a 16-bit data bus, enabling one-state access to both byte data and word data
- The flash memory version (H8S/2319 F-ZTAT) can be erased and programmed with a PROM programmer, as well as on-board

#### 6.11.2 Block Diagrams



Figure 6.11 Block Diagram of Flash Memory (512 kbytes)



Figure 6.12 Block Diagram of Flash Memory

### 6.12 ROM

#### 6.12.1 Features

- Connected to the bus master by a 16-bit data bus, enabling one-state access to both byte data and word data
- The flash memory version (256 kbytes in the H8S/2318 F-ZTAT and 384 kbytes in the H8S/2315 F-ZTAT) can be erased and programmed with a PROM programmer, as well as onboard
- The H8S/2318 has 256 kbytes, the H8S/2317 128 kbytes, the H8S/2316 and H8S/2313 64 kbytes, and the H8S/2311 32 kbytes, of on-chip mask ROM



#### 6.12.2 Block Diagrams

Figure 6.13 Block Diagram of Mask ROM (256 kbytes)



Figure 6.14 Block Diagram of Flash Memory

## 6.13 Clock Pulse Generator

#### 6.13.1 Features

- Comprises an oscillator, duty correction circuit, medium-speed clock divider, and bus master clock selection circuit
- Generates system clock (ø), bus master clock, and internal clock
- Allows switching between medium-speed mode and variable clock division function



#### 6.13.2 Block Diagram

Figure 6.15 Block Diagram of Clock Pulse Generator

# Section 7 Electrical Characteristics

Note: Please contact a Hitachi sales agency for the electrical characteristics of the H8S/2319 F-ZTAT version.

## 7.1 Electrical Characteristics of Mask ROM Version (H8S/2318, H8S/2317, H8S/2316, H8S/2313, H8S/2311) and ROMless Version (H8S/2312, H8S/2310)

#### 7.1.1 Absolute Maximum Ratings

Table 7.1 lists the absolute maximum ratings.

#### Table 7.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	–0.3 to +4.3	V
Input voltage (except port 4)	$V_{in}$	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (port 4)	V <sub>in</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Reference power supply voltage	V <sub>ref</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Analog power supply voltage	$AV_{cc}$	–0.3 to +4.3	V
Analog input voltage	V <sub>AN</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

#### 7.1.2 DC Characteristics

#### Table 7.2DC Characteristics

Conditions:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}^{*1}$ ,  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

ltem		Symbol	Min	Тур	Мах	Unit	Test Conditions
Schmitt	Ports 1, 2,	VT <sup>-</sup>	$V_{\text{CC}}  imes 0.2$	_	_	V	
trigger input	IRQ0 to IRQ7	VT <sup>+</sup>			$V_{cc} \times 0.7$	V	
voltage		$VT^+ - VT^-$	$V_{cc}  imes 0.07$	_	_	V	
Input high voltage	RES, STBY, NMI, MD2 to MD0	V <sub>IH</sub>	$V_{cc} \times 0.9$	_	V <sub>cc</sub> + 0.3	V	
	EXTAL	_	$V_{cc} \times 0.7$		V <sub>cc</sub> + 0.3	V	_
	Ports 3, A to G	_	2.2		V <sub>cc</sub> + 0.3	V	
	Port 4		2.2	_	$AV_{cc}$ + 0.3	V	
Input low voltage	RES, STBY, MD2 to MD0	V <sub>IL</sub>	-0.3	_	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, ports 3, 4, A to G	_	-0.3		$V_{cc} \times 0.2$	V	
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> – 0.5		_	V	I <sub>OH</sub> = -200 μA
voltage			V <sub>cc</sub> – 1.0		_	V	I <sub>он</sub> = –1 mA
Output low voltage	All output pins	$V_{\rm OL}$	—	_	0.4	V	I <sub>oL</sub> = 1.6 mA
Input leakage	RES	I <sub>in</sub>	_	—	10.0	μΑ	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD2 to MD0	_		—	1.0	μA	_
	Port 4	_	_	—	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ AV <sub>CC</sub> - 0.5 V
Three-state leakage current (off state)	Ports 1, 2, 3, A to G	I <sub>tsi</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input pull-up MOS current		$-I_{p}$	10	_	300	μΑ	$V_{in} = 0V$
Input	RES	C <sub>in</sub>	_	_	30	pF	$V_{in} = 0 V$
capacitance	NMI	_	_		30	pF	f = 1 MHz
	All input pins except RES and NMI				15	pF	<sup>–</sup> T <sub>a</sub> = 25°C
Current	Normal operation	I <sub>CC</sub> * <sup>4</sup>		35 (3.0 V)	80	mA	f = 20 MHz
dissipation*2				50 (3.3 V)	100	mA	f = 25 MHz
	Sleep mode	_	_	25 (3.0 V)	64	mA	f = 20 MHz
				35 (3.3 V)	80	mA	f = 25 MHz
	Standby mode*3	_	_	0.01	10	μA	$T_a \le 50^{\circ}C$
			_	_	80		50°C < T <sub>a</sub>
Analog power	During A/D and D/A conversion	Alcc		0.2 (3.0 V)	2.0	mA	ï
supply voltage	Idle		_	0.01	5.0	μA	_
Reference power supply voltage	During A/D and D/A conversion	Alcc		1.4 (3.0 V)	3.0	mA	
	Idle	_		0.01	5.0	μA	_
RAM standby	v voltage	V <sub>RAM</sub>	2.0			V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

2. Current dissipation values are for V<sub>IH min</sub> = V<sub>CC</sub> - 0.2 V and V<sub>IL max</sub> = 0.2 V with all output pins unloaded and all MOS input pull-ups in the off state.

3. The values are for V\_{\_{RAM}} \le V\_{\_{CC}} < 2.7 V, V\_{\_{IH}} min = V\_{\_{CC}} \times 0.9, and V\_{\_{IL}} max = 0.3 V.

4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:

 $I_{cc}$  max = 1.0 (mA) + 1.10 (mA/(MHz × V)) ×  $V_{cc}$  × f (normal operation)

 $I_{cc}$  max = 1.0 (mA) + 0.88 (mA/(MHz × V)) ×  $V_{cc}$  × f (sleep mode)

#### Table 7.3 Permissible Output Currents

Conditions:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	I <sub>OL</sub>	_	—	2.0	mA
Permissible output low current (total)	Total of all output pins	$\Sigma I_{OL}$		_	80	mA
Permissible output high current (per pin)	All output pins	–I <sub>он</sub>	_		2.0	mA
Permissible output high current (total)	Total of all output pins	Σ-Ι <sub>ΟΗ</sub>		_	40	mA

Note: To protect chip reliability, do not exceed the output current values in table 7.3.

#### 7.1.3 AC Characteristics





#### (1) Clock Timing

#### Table 7.4 Clock Timing

 $\begin{array}{ll} \text{Condition A:} & V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{\text{ref}} = 2.7 \text{ V to } \text{AV}_{\text{CC}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = \\ & 0 \text{ V}, \phi = 2 \text{ MHz to } 20 \text{ MHz}, \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ & \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

		Condition A		Condition B			Test
ltem	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock cycle time	t <sub>cyc</sub>	50	500	40	500	ns	Figure 7.2
Clock pulse high width	t <sub>cH</sub>	20		15		ns	_
Clock pulse low width	t <sub>cL</sub>	20		15		ns	_
Clock rise time	t <sub>Cr</sub>		5		5	ns	_
Clock fall time	t <sub>Cf</sub>		5	_	5	ns	_
Reset oscillation stabilization time (crystal)	t <sub>osc1</sub>	10		10		ms	Figure 7.3
Software standby oscillation stabilization time (crystal)	t <sub>osc2</sub>	10		10		ms	
External clock output stabilization delay time	t <sub>DEXT</sub>	500		500		μs	Figure 7.3



Figure 7.2 System Clock Timing



Figure 7.3 Oscillation Stabilization Timing
### (2) Control Signal Timing

### Table 7.5 Control Signal Timing

 $\begin{array}{ll} \text{Condition A:} & V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{\text{ref}} = 2.7 \text{ V to } \text{AV}_{\text{CC}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = \\ & 0 \text{ V}, \phi = 2 \text{ MHz to } 20 \text{ MHz}, \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ & \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to  $75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (wide-range specifications)

		Condition A		Condition B			Test
Item	Symbol	Min	Max	Min	Мах	Unit	Conditions
RES setup time	t <sub>RESS</sub>	200	—	200	_	ns	Figure 7.4
RES pulse width	t <sub>RESW</sub>	20	—	20	_	t <sub>cyc</sub>	
NMI setup time	t <sub>NMIS</sub>	150	_	150	_	ns	Figure 7.5
NMI hold time	t <sub>NMIH</sub>	10	_	10	_		
NMI pulse width (in recovery from software standby mode)	t <sub>nmiw</sub>	200	—	200	—	_	
IRQ setup time	t <sub>IRQS</sub>	150	—	150	—	ns	_
IRQ hold time	t <sub>IRQH</sub>	10	_	10	_	_	
IRQ pulse width (in recovery from software standby mode)	t <sub>IRQW</sub>	200		200		_	



Figure 7.4 Reset Input Timing



Figure 7.5 Interrupt Input Timing

### (3) Bus Timing

### Table 7.6 Bus Timing

 $\begin{array}{ll} \text{Condition A:} & V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{A} V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{\text{ref}} = 2.7 \text{ V to } \text{A} V_{\text{CC}}, \text{V}_{\text{SS}} = \text{A} \text{V}_{\text{SS}} = 0 \text{ V}, \phi = 2 \text{ MHz to } 20 \text{ MHz}, \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to  $75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (wide-range specifications)

		Cone	dition A	Cond	dition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Address delay time	t <sub>AD</sub>	—	20	_	20	ns	Figures 7.6 to 7.10
Address setup time	t <sub>AS</sub>	$0.5  imes t_{ m cyc} - 15$	_	$0.5  imes t_{ m cyc} - 15$	—	ns	
Address hold time	t <sub>AH</sub>	$0.5  imes t_{ m cyc} - 10$	—	$0.5  imes t_{ m cyc} - 8$	—	ns	
CS delay time 1	t <sub>CSD1</sub>	—	20	—	15	ns	_
AS delay time	t <sub>ASD</sub>	—	20	—	15	ns	
RD delay time 1	t <sub>RSD1</sub>	—	20	_	15	ns	
RD delay time 2	t <sub>RSD2</sub>	—	20	—	15	ns	
Read data setup time	t <sub>RDS</sub>	15	_	15	—	ns	
Read data hold time	t <sub>RDH</sub>	0	_	0	_	ns	
Read data access time 1	t <sub>ACC1</sub>	—	1.0 × t <sub>cyc</sub> – 25	—	1.0  imes t <sub>cyc</sub> - 20	ns	
Read data access time 2	t <sub>ACC2</sub>	—	1.5 × t <sub>cyc</sub> – 25	—	$1.5 \times t_{cyc} - 20$	ns	
Read data access time 3	t <sub>ACC3</sub>	—	2.0  imes t <sub>cyc</sub> - 25	—	$2.0  imes t_{cyc} - 20$	ns	
Read data access time 4	t <sub>ACC4</sub>	_	2.5 × t <sub>cyc</sub> – 25	—	$2.5  imes t_{cyc} - 20$	ns	
Read data access time 5	t <sub>ACC5</sub>		$3.0  imes t_{ m cyc} - 25$		$\begin{array}{c} 3.0 \times \\ t_{cyc} - 20 \end{array}$	ns	

		Con	dition A	Cone	dition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions
WR delay time 1	t <sub>WRD1</sub>	_	20	—	15	ns	Figures 7.6 to 7.10
WR delay time 2	t <sub>WRD2</sub>		20	—	15	ns	
WR pulse width 1	t <sub>wsw1</sub>	1.0 × t <sub>cyc</sub> – 20		1.0 × t <sub>cyc</sub> – 15	_	ns	
WR pulse width 2	t <sub>wsw2</sub>	$1.5 \times t_{cyc} - 20$	_	1.5 × t <sub>cyc</sub> – 15	_	ns	
Write data delay time	t <sub>WDD</sub>	_	30	—	20	ns	
Write data setup time	t <sub>wDS</sub>	$0.5  imes t_{ m cyc} - 20$	_	$0.5  imes t_{ m cyc} - 15$	—	ns	
Write data hold time	t <sub>wDH</sub>	0.5 × t <sub>cyc</sub> – 10	_	0.5 × t <sub>cyc</sub> – 8		ns	
WAIT setup time	t <sub>WTS</sub>	30	—	25	_	ns	Figure 7.8
WAIT hold time	t <sub>WTH</sub>	5	_	5		ns	
BREQ setup time	t <sub>BRQS</sub>	30	—	30	—	ns	Figure 7.11
BACK delay time	t <sub>BACD</sub>	_	15	—	15	ns	
Bus floating time	t <sub>BZD</sub>	_	50		40	ns	
BREQO delay time	t <sub>BRQOD</sub>	_	30	_	25	ns	Figure 7.12



Figure 7.6 Basic Bus Timing (2-State Access)



Figure 7.7 Basic Bus Timing (3-State Access)



Figure 7.8 Basic Bus Timing (3-State Access, 1 Wait)



Figure 7.9 Burst ROM Access Timing (2-State Access)



Figure 7.10 Burst ROM Access Timing (1-State Access)







Figure 7.12 External Bus Request Output Timing

### (4) Timing of On-Chip Supporting Modules

### Table 7.7 Timing of On-Chip Supporting Modules

 $\begin{array}{ll} \text{Condition A:} & V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{\text{ref}} = 2.7 \text{ V to } \text{AV}_{\text{CC}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = \\ & 0 \text{ V}, \phi = 2 \text{ MHz to } 20 \text{ MHz}, \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ & \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

 $\begin{array}{ll} \text{Condition B:} & V_{\text{CC}} = 3.0 \text{ V to } 3.6 \text{ V}, \text{AV}_{\text{CC}} = 3.0 \text{ V to } 3.6 \text{ V}, \text{V}_{\text{ref}} = 3.0 \text{ V to } \text{AV}_{\text{CC}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \phi = 2 \text{ MHz to } 25 \text{ MHz}, \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

				Con	dition A	Condition B			Test
Item			Symbol	Min	Max	Min	Max	Unit	Conditions
I/O ports	Output data c	lelay time	t <sub>PWD</sub>	—	50	—	40	ns	Figure 7.13
	Input data set	tup time	t <sub>PRS</sub>	30	_	25	—	_	
	Input data ho	ld time	t <sub>PRH</sub>	30	_	25	_	_	
TPU	Timer output	delay time	t <sub>TOCD</sub>	_	50	_	40	ns	Figure 7.14
	Timer input se	etup time	t <sub>TICS</sub>	30	_	25	_	_	
	Timer clock ir	nput setup time	t <sub>TCKS</sub>	30	_	25	_	ns	Figure 7.15
	Timer clock pulse width	Single-edge specification	t <sub>TCKWH</sub>	1.5	—	1.5	_	t <sub>cyc</sub>	_
		Both-edge specification	t <sub>TCKWL</sub>	2.5	_	2.5	_	_	
8-bit timer	Timer output	delay time	t <sub>TMOD</sub>	_	50	_	40	ns	Figure 7.16
	Timer reset in	put setup time	t <sub>TMRS</sub>	30	_	25	_	ns	Figure 7.18
	Timer clock ir	nput setup time	t <sub>TMCS</sub>	30	_	25	_	ns	Figure 7.17
	Timer clock pulse width	Single-edge specification	t <sub>TMCWH</sub>	1.5	_	1.5	_	t <sub>cyc</sub>	_
		Both-edge specification	t <sub>TMCWL</sub>	2.5	_	2.5	_	_	
WDT	Overflow outp	out delay time	t <sub>WOVD</sub>	_	50	_	40	ns	Figure 7.19

				Con	dition A	Condition B			Test
ltem			Symbol	Min	Max	Min	Max	Unit	Conditions
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4	_	4	_	t <sub>cyc</sub>	Figure 7.20
cycle	Synchronous		6	_	6	_	_		
	Input clock p	ulse width	t <sub>scкw</sub>	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>	_
	Input clock ris	se time	t <sub>SCKr</sub>		1.5	_	1.5	t <sub>cyc</sub>	_
	Input clock fa	all time	t <sub>SCKf</sub>	_	1.5	_	1.5	_	
	Transmit data	a delay time	t <sub>TXD</sub>	_	50	_	40	ns	Figure 7.21
	Receive data (synchronous	•	t <sub>RXS</sub>	50		40	_	ns	_
	Receive data (synchronous		t <sub>RXH</sub>	50	_	40	_	ns	_
A/D converter	Trigger input	setup time	t <sub>TRGS</sub>	30	_	30	_	ns	Figure 7.22



Figure 7.13 I/O Port Input/Output Timing



Figure 7.14 TPU Input/Output Timing



Figure 7.15 TPU Clock Input Timing



Figure 7.16 8-Bit Timer Output Timing











Figure 7.19 WDT Output Timing



Figure 7.20 SCK Clock Input Timing



Figure 7.21 SCI Input/Output Timing (Synchronous Mode)



Figure 7.22 A/D Converter External Trigger Input Timing

### 7.1.4 A/D Conversion Characteristics

#### Table 7.8 A/D Conversion Characteristics

 $\begin{array}{ll} \text{Condition A:} & V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ } \text{AV}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ } \text{V}_{\text{ref}} = 2.7 \text{ V to } \text{AV}_{\text{CC}}, \text{ } \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{ } \phi = 2 \text{ } \text{MHz} \text{ to } 20 \text{ } \text{MHz}, \text{ } \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{ } \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

	Condition A						
ltem	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	Bits
Conversion time	6.7	_	_	10.6	_		μs
Analog input capacitance	—	—	20	—	—	20	pF
Permissible signal source impedance	—	—	5	—	—	5	kΩ
Nonlinearity error			±5.5	—		±5.5	LSB
Offset error			±5.5	_		±5.5	LSB
Full-scale error			±5.5			±5.5	LSB
Quantization error		_	±0.5	—	_	±0.5	LSB
Absolute accuracy			±6.0	_		±6.0	LSB

#### 7.1.5 D/A Conversion Characteristics

#### Table 7.9 D/A Conversion Characteristics

Condition A:  $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

 $\begin{array}{ll} \mbox{Condition B:} & V_{CC} = 3.0 \mbox{ V to } 3.6 \mbox{ V, } AV_{CC} = 3.0 \mbox{ V to } 3.6 \mbox{ V, } V_{ref} = 3.0 \mbox{ V to } AV_{CC}, \mbox{ V}_{SS} = AV_{SS} = 0 \mbox{ V, } \phi = 2 \mbox{ MHz to } 25 \mbox{ MHz, } T_a = -20^{\circ}\mbox{C to } 75^{\circ}\mbox{C (regular specifications),} \\ T_a = -40^{\circ}\mbox{C to } 85^{\circ}\mbox{C (wide-range specifications)} \end{array}$ 

	Condition A Condition			Condition B			Condition B				Test
ltem	Min	Тур	Max	Min	Тур	Max	Unit	Conditions			
Resolution	8	8	8	8	8	8	Bits				
Conversion time	_		10			10	μs	20 pF capacitive load			
Absolute accuracy	_	±2.0	±3.0		±2.0	±3.0	LSB	2 M $\Omega$ resistive load			
	_		±2.0			±2.0	LSB	4 M $\Omega$ resistive load			

## 7.2 Electrical Characteristics of Mask ROM Version (H8S/2318, H8S/2317) in Low-Voltage Operation

## 7.2.1 Absolute Maximum Ratings

Table 7.10 lists the absolute maximum ratings.

### Table 7.10 Absolute Maximum Ratings

ltem	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	-0.3 to +4.3	V
Input voltage (except port 4)	V <sub>in</sub>	–0.3 to V <sub>cc</sub> +0.3	V
Input voltage (port 4)	V <sub>in</sub>	–0.3 to AV $_{\rm cc}$ +0.3	V
Reference power supply voltage	V <sub>ref</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Analog power supply voltage	AV <sub>cc</sub>	-0.3 to +4.3	V
Analog input voltage	V <sub>AN</sub>	–0.3 to AV $_{\rm cc}$ +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

### 7.2.2 DC Characteristics

### Table 7.11 DC Characteristics

 $\begin{array}{ll} \text{Condition C:} & V_{\text{CC}} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ } \text{AV}_{\text{CC}} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ } \text{V}_{\text{ref}} = 2.4 \text{ V to } \text{AV}_{\text{CC}}, \text{ } \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ } \text{V}^{*1}, \text{ } \text{T}_{a} = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)} \end{array}$ 

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Ports 1, 2,	VT <sup>-</sup>	$V_{cc}  imes 0.2$	—	_	V	
trigger input voltage	IRQ0 to IRQ7	VT <sup>+</sup>	_		$V_{cc} \times 0.7$	V	_
vollage		$VT^{+} - VT^{-}$	$V_{cc}  imes 0.07$	_		V	_
Input high voltage	RES, STBY, NMI, MD2 to MD0	V <sub>IH</sub>	$V_{cc}  imes 0.9$	_	V <sub>cc</sub> + 0.3	V	
	EXTAL	_	$V_{cc}  imes 0.7$		V <sub>cc</sub> + 0.3	V	
	Ports 3, A to G	_	2.2		V <sub>cc</sub> + 0.3	V	_
	Port 4	_	2.2	_	AV <sub>cc</sub> + 0.3	V	
Input low voltage	RES, STBY, MD2 to MD0	V <sub>IL</sub>	-0.3	_	$V_{cc}  imes 0.1$	V	
	NMI, EXTAL, ports 3, 4, A to G	_	-0.3	_	$V_{cc}  imes 0.2$	V	
	All output pins	V <sub>OH</sub>	$V_{cc} - 0.5$		_	V	I <sub>oH</sub> = -200 μA
voltage			V <sub>cc</sub> – 1.0			V	I <sub>он</sub> = –1 mA
Output low voltage	All output pins	V <sub>oL</sub>		_	0.4	V	I <sub>OL</sub> = 1.6 mA
Input leakage	RES	I <sub>in</sub>			10.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD2 to MD0	_			1.0	μA	
	Port 4	_			1.0	μA	$V_{in} = 0.5 \text{ to}$ AV <sub>cc</sub> - 0.5 V
Three-state leakage current (off state)	Ports 1, 2, 3, A to G	I <sub>tsi</sub>			1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $V_{cc} - 0.5 \text{ V}$

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Input pull-up MOS current	Ports A to E	$-I_{p}$	10	_	300	μΑ	$V_{in} = 0V$
Input	RES	C <sub>in</sub>			30	pF	$V_{in} = 0 V$
capacitance	NMI	_	_		30	pF	f = 1 MHz
	All input pins except RES and NMI			_	15	pF	
Current dissipation* <sup>2</sup>	Normal operation	I <sub>CC</sub> * <sup>4</sup>	_	18 (2.7 V)	39	mA	f = 14 MHz
	Sleep mode		_	12 (2.7 V)	26	mA	f = 14 MHz
	Standby mode*3		_	0.01	10	μA	$T_a \le 50^{\circ}C$
			_		80		50°C < T <sub>a</sub>
Analog power	During A/D and D/A conversion	Al <sub>cc</sub>		0.2 (3.0 V)	2.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
Reference power	During A/D and D/A conversion	Al <sub>cc</sub>	_	1.4 (3.0 V)	3.0	mA	
supply voltage	Idle		_	0.01	5.0	μA	_
RAM standby	voltage	V <sub>RAM</sub>	2.0			V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the AV<sub>cc</sub>, V<sub>ref</sub>, and AV<sub>ss</sub> pins open. Connect the AV<sub>cc</sub> and V<sub>ref</sub> pins to V<sub>cc</sub>, and the AV<sub>ss</sub> pin to V<sub>ss</sub>.

2. Current dissipation values are for V<sub>IH min</sub> = V<sub>CC</sub> - 0.2 V and V<sub>IL max</sub> = 0.2 V with all output pins unloaded and all MOS input pull-ups in the off state.

3. The values are for V\_{\_{RAM}} \leq V\_{\_{CC}} < 2.4 V, V  $_{_{IH}}$  min = V  $_{_{CC}} \times$  0.9, and V  $_{_{IL}}$  max = 0.3 V.

4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:

 $I_{cc} max = 1.0 (mA) + 0.74 (mA/(MHz \times V)) \times V_{cc} \times f (normal operation)$  $I_{cc} max = 1.0 (mA) + 0.50 (mA/(MHz \times V)) \times V_{cc} \times f (sleep mode)$ 

### Table 7.12 Permissible Output Currents

Condition C:  $V_{CC} = 2.4 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.4 \text{ V}$  to 3.6 V,  $V_{ref} = 2.4 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (regular specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	I <sub>ol</sub>	_	_	2.0	mA
Permissible output low current (total)	Total of all output pins	$\Sigma I_{OL}$	_	_	80	mA
Permissible output high current (per pin)	All output pins	— <b>I</b> <sub>он</sub>	_	_	2.0	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	—	_	40	mA

Note: To protect chip reliability, do not exceed the output current values in table 7.12.

### 7.2.3 AC Characteristics





### (1) Clock Timing

### Table 7.13 Clock Timing

 $\begin{array}{ll} \text{Condition C:} \quad V_{\text{CC}} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ } \text{AV}_{\text{CC}} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ } \text{V}_{\text{ref}} = 2.4 \text{ V to } \text{AV}_{\text{CC}}, \text{ } \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \phi = 2 \text{ } \text{MHz} \text{ to } 14 \text{ } \text{MHz}, \text{ } \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)} \end{array}$ 

		Condition C			
Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
Clock cycle time	t <sub>cyc</sub>	71	500	ns	Figure 7.2
Clock pulse high width	t <sub>cH</sub>	28	_	ns	
Clock pulse low width	t <sub>cL</sub>	28		ns	
Clock rise time	t <sub>Cr</sub>	_	7.5	ns	
Clock fall time	t <sub>Cf</sub>	_	7.5	ns	
Reset oscillation stabilization time (crystal)	t <sub>osc1</sub>	10	_	ms	Figure 7.3
Software standby oscillation stabilization time (crystal)	t <sub>osc2</sub>	10	_	ms	
External clock output stabilization delay time	t <sub>DEXT</sub>	500		μs	Figure 7.3

### (2) Control Signal Timing

### Table 7.14 Control Signal Timing

Condition C:  $V_{CC} = 2.4 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.4 \text{ V}$  to 3.6 V,  $V_{ref} = 2.4 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 14 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications)

		Condition C			
Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
RES setup time	t <sub>RESS</sub>	200	_	ns	Figure 7.4
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	
NMI setup time	t <sub>NMIS</sub>	150		ns	Figure 7.5
NMI hold time	t <sub>nmin</sub>	10			
NMI pulse width (in recovery from software standby mode)	t <sub>NMIW</sub>	200		_	
IRQ setup time	t <sub>IRQS</sub>	150		ns	
IRQ hold time	t <sub>IRQH</sub>	10		_	
IRQ pulse width (in recovery from software standby mode)	t <sub>iRQW</sub>	200	—		

### (3) Bus Timing

### Table 7.15 Bus Timing

 $\begin{array}{lll} \text{Condition C:} & V_{\text{CC}} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ } \text{AV}_{\text{CC}} = 2.4 \text{ V to } 3.6 \text{ V}, \text{ } \text{V}_{\text{ref}} = 2.4 \text{ V to } \text{AV}_{\text{CC}}, \text{ } \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \ \ \phi = 2 \text{ } \text{MHz} \text{ to } 14 \text{ } \text{MHz}, \text{ } \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)} \end{array}$ 

Condition C					
Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
Address delay time	t <sub>AD</sub>	_	20	ns	Figures 7.6 to 7.10
Address setup time	t <sub>AS</sub>	$0.5  imes t_{ m cyc} - 15$	—	ns	_
Address hold time	t <sub>AH</sub>	$0.5  imes t_{\scriptscriptstyle cyc} - 15$	—	ns	
$\overline{\text{CS}}$ delay time 1	t <sub>CSD1</sub>	_	25	ns	
AS delay time	t <sub>ASD</sub>		25	ns	_
RD delay time 1	t <sub>RSD1</sub>		25	ns	
RD delay time 2	t <sub>RSD2</sub>	_	25	ns	
Read data setup time	t <sub>RDS</sub>	15	—	ns	_
Read data hold time	t <sub>RDH</sub>	0	—	ns	
Read data access time 1	t <sub>ACC1</sub>	—	$1.0  imes t_{\scriptscriptstyle cyc} - 35$	ns	
Read data access time 2	t <sub>ACC2</sub>		$1.5  imes t_{cyc} - 35$	ns	_
Read data access time 3	t <sub>ACC3</sub>	_	$2.0  imes t_{\text{cyc}} - 35$	ns	
Read data access time 4	t <sub>ACC4</sub>	_	$2.5  imes t_{\scriptscriptstyle cyc} - 35$	ns	
Read data access time 5	t <sub>ACC5</sub>		$3.0  imes t_{\rm cyc} - 35$	ns	_
WR delay time 1	t <sub>WRD1</sub>	_	25	ns	
WR delay time 2	t <sub>WRD2</sub>	—	25	ns	
WR pulse width 1	t <sub>wsw1</sub>	$1.0  imes t_{cyc} - 25$	_	ns	_
$\overline{\text{WR}}$ pulse width 2	t <sub>wsw2</sub>	$1.5  imes t_{ m cyc} - 25$	—	ns	
Write data delay time	t <sub>WDD</sub>	_	30	ns	
Write data setup time	t <sub>wDS</sub>	$0.5  imes t_{ m cyc} - 25$	_	ns	_
Write data hold time	t <sub>WDH</sub>	$0.5  imes t_{ m cyc} - 15$	—	ns	
WAIT setup time	t <sub>WTS</sub>	40	_	ns	Figure 7.8
WAIT hold time	t <sub>wth</sub>	5	_	ns	
BREQ setup time	t <sub>BRQS</sub>	30	_	ns	Figure 7.11
BACK delay time	t <sub>BACD</sub>	_	15	ns	
Bus floating time	t <sub>BZD</sub>	_	70	ns	
BREQO delay time	t <sub>BRQOD</sub>	_	40	ns	Figure 7.12

### (4) Timing of On-Chip Supporting Modules

### Table 7.16 Timing of On-Chip Supporting Modules

Condition C:  $V_{CC} = 2.4 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.4 \text{ V}$  to 3.6 V,  $V_{ref} = 2.4 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 14 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications)

				Condition C			
Item			Symbol	Min	Max	Unit	<b>Test Conditions</b>
I/O ports	Output data	delay time	t <sub>PWD</sub>		70	ns	Figure 7.13
	Input data se	tup time	t <sub>PRS</sub>	40	—		
	Input data ho	old time	t <sub>PRH</sub>	40		_	
TPU	Timer output	delay time	t <sub>TOCD</sub>	_	70	ns	Figure 7.14
	Timer input s	etup time	t <sub>TICS</sub>	40	—		
	Timer clock i	nput setup time	t <sub>TCKS</sub>	40		ns	Figure 7.15
	Timer clock pulse width	Single-edge specification	t <sub>TCKWH</sub>	1.5		t <sub>cyc</sub>	_
		Both-edge specification	t <sub>TCKWL</sub>	2.5	—		
8-bit timer	Timer output	delay time	t <sub>TMOD</sub>	—	70	ns	Figure 7.16
	Timer reset input setup time		t <sub>TMRS</sub>	40	—	ns	Figure 7.18
	Timer clock input setup time		$t_{\text{TMCS}}$	40	—	ns	Figure 7.17
	Timer clock pulse width	Single-edge specification	t <sub>TMCWH</sub>	1.5	—	t <sub>cyc</sub>	
		Both-edge specification	$t_{\text{TMCWL}}$	2.5	—		
WDT	Overflow out	put delay time	t <sub>wovd</sub>	—	70	ns	Figure 7.19
SCI	Input clock	Asynchronous	t <sub>scyc</sub>	4	_	t <sub>cyc</sub>	Figure 7.20
	cycle	Synchronous		6	_		
	Input clock p	ulse width	t <sub>sckw</sub>	0.4	0.6	t <sub>scyc</sub>	
	Input clock ri	se time	t <sub>SCKr</sub>	—	1.5	t <sub>cyc</sub>	
	Input clock fa	all time	t <sub>sckf</sub>	_	1.5		
	Transmit data	a delay time	$t_{TXD}$	—	70	ns	Figure 7.21
	Receive data (synchronous		t <sub>RXS</sub>	70	—	ns	
	Receive data (synchronous		t <sub>RXH</sub>	70		ns	_
A/D converter	Trigger input	setup time	t <sub>TRGS</sub>	30		ns	Figure 7.22

### 7.2.4 A/D Conversion Characteristics

#### Table 7.17 A/D Conversion Characteristics

Condition C:  $V_{cc} = 2.4 \text{ V}$  to 3.6 V,  $AV_{cc} = 2.4 \text{ V}$  to 3.6 V,  $V_{ref} = 2.4 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 14 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications)

		Conditio	on C	
Item	Min	Тур	Max	Unit
Resolution	10	10	10	Bits
Conversion time	19.0			μs
Analog input capacitance		·	20	pF
Permissible signal source impedance			5	kΩ
Nonlinearity error			±7.5	LSB
Offset error		·	±7.5	LSB
Full-scale error			±7.5	LSB
Quantization error	_	_	±0.5	LSB
Absolute accuracy			±8.0	LSB

#### 7.2.5 D/A Conversion Characteristics

#### Table 7.18 D/A Conversion Characteristics

Condition C:  $V_{CC} = 2.4 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.4 \text{ V}$  to 3.6 V,  $V_{ref} = 2.4 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 14 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications)

		Conditio	on C		
Item	Min	Тур	Max	Unit	Conditions
Resolution	8	8	8	Bits	
Conversion time			10	μs	20 pF capacitive load
Absolute accuracy	_	±2.0	±3.0	LSB	$2 \ M\Omega$ resistive load
	_		±2.0	LSB	$4 \text{ M}\Omega$ resistive load

## 7.3 Electrical Characteristics of F-ZTAT Version (H8S/2318)

#### 7.3.1 Absolute Maximum Ratings

#### Table 7.19 Absolute Maximum Ratings

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to  $75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (wide-range specifications)

Item	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	-0.3 to +4.3	V
Input voltage (FWE)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (except port 4)	V <sub>in</sub>	–0.3 to V <sub>cc</sub> +0.3	V
Input voltage (port 4)	V <sub>in</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Reference power supply voltage	V <sub>ref</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Analog power supply voltage	AV <sub>cc</sub>	-0.3 to +4.3	V
Analog input voltage	V <sub>AN</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75*	°C
		Wide-range specifications: -40 to +85*	°C
Storage temperature	T <sub>stg</sub>	–55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

Note: \* Condition A (In planning):

The operating temperature ranges for flash memory programming/erasing are  $T_a = 0^{\circ}C$  to +TBD°C (regular specifications) and  $T_a = 0^{\circ}C$  to +TBD°C (wide-range specifications).

The power-supply voltage range for flash memory programming/erasing is  $V_{\rm cc}$  = 3.0 V to 3.6 V.

Condition B: The operating temperature ranges for flash memory programming/erasing are  $T_a = 0^{\circ}$ C to +75°C (regular specifications) and  $T_a = 0^{\circ}$ C to +85°C (wide-range specifications).

### Table 7.20 (a) DC Characteristics

#### - Preliminary -

 $\begin{array}{ll} \mbox{Condition A (In planning):} & V_{CC} = 2.7 \mbox{ V to } 3.6 \mbox{ V, } AV_{CC} = 2.7 \mbox{ V to } 3.6 \mbox{ V, } V_{ref} = 2.7 \mbox{ V to } AV_{CC}, \\ & V_{SS} = AV_{SS} = 0 \mbox{ V}^{*1}, \mbox{ T}_a = -20^{\circ}\mbox{C to } +75^{\circ}\mbox{C (regular specifications)}, \\ & T_a = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C (wide-range specifications)} \end{array}$ 

ltem		Symbol	Min	Тур	Мах	Unit	Test Conditions
Schmitt trigger input voltage	Ports 1, 2, IRQ0 to IRQ7	VT <sup>-</sup>	$V_{cc}  imes 0.2$	_	_	V	
		VT⁺	_	_	$V_{cc}  imes 0.7$	V	_
		$VT^{+} - VT^{-}$	$V_{cc}  imes 0.07$	—	—	V	_
Input high voltage	RES, STBY, NMI, MD2 to MD0, FWE	V <sub>IH</sub>	$V_{cc} \times 0.9$		V <sub>cc</sub> + 0.3	V	
	EXTAL	-	$V_{cc}  imes 0.7$	_	V <sub>cc</sub> + 0.3	V	_
	Ports 3, A to G	_	2.2	_	V <sub>cc</sub> + 0.3	V	_
	Port 4	_	2.2	_	AV <sub>cc</sub> + 0.3	V	_
Input low voltage	RES, STBY, MD2 to MD0, FWE	V <sub>IL</sub>	-0.3		$V_{cc} \times 0.1$	V	
	NMI, EXTAL, ports 3, 4, A to G	_	-0.3		$V_{cc} \times 0.2$	V	
Output high	All output pins	V <sub>OH</sub>	$V_{cc} - 0.5$		_	V	I <sub>OH</sub> = -200 μA
voltage			$V_{cc} - 1.0$	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins	V <sub>ol</sub>	_		0.4	V	I <sub>oL</sub> = 1.6 mA
Input leakage	RES	I <sub>in</sub>			10.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD2 to MD0, FWE	_	_		1.0	μA	_
	Port 4	_	_		1.0	μA	$V_{in} = 0.5 \text{ to}$ AV <sub>cc</sub> - 0.5 V
Three-state leakage current (off state)	Ports 1, 2, 3, A to G	I <sub>tsi</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{cc} - 0.5 \text{ V}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input pull-up MOS current	Ports A to E	I <sub>p</sub>	10	—	300	μA	$V_{cc} = 2.7 V \text{ to}$ 3.6 V, $V_{in} = 0 V$
Input capacitance	RES	C <sub>in</sub>			30	pF	$V_{in} = 0 V$
	NMI	_	_		30	pF	f = 1 MHz
	All input pins except RES and NMI	_	_		15	pF	<sup>–</sup> T <sub>a</sub> = 25°C
Current	Normal operation	I <sub>CC</sub> * <sup>4</sup>	_	35 (3.0 V)	80	mA	f = 20 MHz
dissipation*2	Sleep mode	_		25 (3.0 V)	64	mA	f = 20 MHz
	Standby mode*3	_	_	0.01	10	μA	$T_a \le 50^{\circ}C$
			_		80		50°C < T <sub>a</sub>
Analog power	During A/D and D/A conversion	Al <sub>cc</sub>		0.2 (3.0 V)	2.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
Reference power	During A/D and D/A conversion	Al <sub>cc</sub>		1.4 (3.0 V)	3.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
RAM standby	voltage	V <sub>RAM</sub>	2.0		_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

2. Current dissipation values are for V<sub>IH min</sub> = V<sub>CC</sub> - 0.2 V and V<sub>IL max</sub> = 0.2 V with all output pins unloaded and all MOS input pull-ups in the off state.

3. The values are for V\_{\_{RAM}} \leq V\_{\_{CC}} < 2.7 V, V\_{\_{IH}} min = V\_{\_{CC}}  $\times$  0.9, and V\_{\_{IL}} max = 0.3 V.

4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:

 $I_{cc} max = 1.0 (mA) + 1.10 (mA/(MHz \times V)) \times V_{cc} \times f \text{ (normal operation)}$  $I_{cc} max = 1.0 (mA) + 0.88 (mA/(MHz \times V)) \times V_{cc} \times f \text{ (sleep mode)}$ 

### Table 7.20 (b) DC Characteristics

### - Preliminary -

 $\begin{array}{ll} \mbox{Condition B:} & V_{CC} = 3.0 \mbox{ V to } 3.6 \mbox{ V, } AV_{CC} = 3.0 \mbox{ V to } 3.6 \mbox{ V, } V_{ref} = 3.0 \mbox{ V to } AV_{CC}, \\ & V_{SS} = AV_{SS} = 0 \mbox{ V}^{*1}, \mbox{ } T_a = -20^{\circ}\mbox{C to } +75^{\circ}\mbox{C (regular specifications)}, \\ & T_a = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C (wide-range specifications)} \end{array}$ 

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	Ports 1, 2, IRQ0 to IRQ7	VT <sup>-</sup>	$V_{cc}  imes 0.2$	_	_	V	
		VT <sup>+</sup>			$V_{cc}  imes 0.7$	V	
		$VT^{+} - VT^{-}$	$V_{cc}  imes 0.07$		_	V	
Input high voltage	RES, STBY, NMI, MD2 to MD0, FWE	V <sub>IH</sub>	$V_{cc} \times 0.9$		V <sub>cc</sub> + 0.3	V	
	EXTAL	_	$V_{cc}  imes 0.7$	_	V <sub>cc</sub> + 0.3	V	
	Ports 3, A to G	_	2.2	_	V <sub>cc</sub> + 0.3	V	
	Port 4	_	2.2		$AV_{cc} + 0.3$	V	
Input low voltage	RES, STBY, MD2 to MD0, FWE	V <sub>IL</sub>	-0.3		$V_{cc} \times 0.1$	V	
	NMI, EXTAL, ports 3, 4, A to G	_	-0.3		$V_{cc} \times 0.2$	V	
Output high	All output pins	V <sub>OH</sub>	$V_{cc} - 0.5$			V	I <sub>OH</sub> = -200 μA
voltage			V <sub>cc</sub> – 1.0			V	I <sub>он</sub> = –1 mA
Output low voltage	All output pins	V <sub>ol</sub>	_	_	0.4	V	I <sub>oL</sub> = 1.6 mA
Input leakage	RES	<sub>in</sub>	_	—	10.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD2 to MD0, FWE	_	_	—	1.0	μΑ	_
	Port 4	_	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ AV <sub>cc</sub> - 0.5 V
Three-state leakage current (off state)	Ports 1, 2, 3, A to G	I <sub>tsi</sub>	_	_	1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input pull-up MOS current	Ports A to E	I <sub>p</sub>	10	—	300	μA	$V_{cc} = 3.0 V to$ 3.6 V, $V_{in} = 0 V$
Input capacitance	RES	C <sub>in</sub>		_	30	pF	$V_{in} = 0 V$
	NMI	_	_		30	pF	f = 1 MHz
	All input pins except RES and NMI	_	_		15	pF	<sup>–</sup> T <sub>a</sub> = 25°C
Current	Normal operation	I <sub>CC</sub> * <sup>4</sup>	_	50 (3.3 V)	100	mA	f = 25 MHz
dissipation*2	Sleep mode	_		35 (3.3 V)	80	mA	f = 25 MHz
	Standby mode*3	_	_	0.01	10	μA	$T_a \le 50^{\circ}C$
			_		80		50°C < T <sub>a</sub>
Analog power	During A/D and D/A conversion	Al <sub>cc</sub>		0.2 (3.0 V)	2.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
Reference power	During A/D and D/A conversion	Al <sub>cc</sub>		1.4 (3.0 V)	3.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
RAM standby	voltage	V <sub>RAM</sub>	2.0		_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

2. Current dissipation values are for V<sub>IH min</sub> = V<sub>CC</sub> - 0.2 V and V<sub>IL max</sub> = 0.2 V with all output pins unloaded and all MOS input pull-ups in the off state.

3. The values are for V\_{\_{RAM}} \leq V\_{\_{CC}} < 3.0 V, V  $_{_{IH}}$  min = V  $_{_{CC}} \times$  0.9, and V  $_{_{IL}}$  max = 0.3 V.

4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:

 $I_{cc} max = 1.0 (mA) + 1.10 (mA/(MHz \times V)) \times V_{cc} \times f \text{ (normal operation)}$  $I_{cc} max = 1.0 (mA) + 0.88 (mA/(MHz \times V)) \times V_{cc} \times f \text{ (sleep mode)}$ 

#### Table 7.21 (a) Permissible Output Currents

#### - Preliminary -

 $\begin{array}{ll} \mbox{Condition A (In planning):} & V_{CC} = 2.7 \mbox{ V to } 3.6 \mbox{ V, } AV_{CC} = 2.7 \mbox{ to } 3.6 \mbox{ V, } V_{ref} = 2.7 \mbox{ V to } AV_{CC}, \\ & V_{SS} = AV_{SS} = 0 \mbox{ V, } T_a = -20 \mbox{ to } +75^{\circ}\mbox{C} \mbox{ (regular specifications)}, \\ & T_a = -40 \mbox{ to } +85^{\circ}\mbox{C} \mbox{ (wide-range specifications)} \end{array}$ 

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	I <sub>OL</sub>	_	—	2.0	mA
Permissible output low current (total)	Total of all output pins	$\sum I_{OL}$		_	80	mA
Permissible output high current (per pin)	All output pins	—I <sub>он</sub>		_	2.0	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$		_	40	mA

Note: To protect chip reliability, do not exceed the output current values in table 7.12 (a).

#### Table 7.21 (b) Permissible Output Currents

- Preliminary -

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ to } 3.6 \text{ V}$ ,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40$  to  $+85^{\circ}C$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	I <sub>OL</sub>	_	—	2.0	mA
Permissible output low current (total)	Total of all output pins	$\Sigma I_{\rm OL}$	_	—	80	mA
Permissible output high current (per pin)	All output pins	—I <sub>он</sub>	_	—	2.0	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - \mathbf{I}_{\rm OH}$	_	—	40	mA

Note: To protect chip reliability, do not exceed the output current values in table 7.12 (b).

### (1) Clock Timing

#### Table 7.22 Clock Timing

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

		Condition A		Condition B			Test
Item	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock cycle time	t <sub>cyc</sub>	50	500	40	500	ns	Figure 7.2
Clock pulse high width	t <sub>CH</sub>	20		15		ns	_
Clock pulse low width	t <sub>cL</sub>	20	_	15	_	ns	_
Clock rise time	t <sub>Cr</sub>	_	5	_	5	ns	_
Clock fall time	t <sub>Cf</sub>	_	5	_	5	ns	_
Reset oscillation stabilization time (crystal)	t <sub>osc1</sub>	10	—	10	_	ms	Figure 7.3
Software standby oscillation stabilization time (crystal)	t <sub>osc2</sub>	10		10	—	ms	
External clock output stabilization delay time	$\mathbf{t}_{DEXT}$	500	—	500	_	μs	Figure 7.3

### (2) Control Signal Timing

### Table 7.23 Control Signal Timing

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

		Condition A		Condition B			Test
Item	Symbol	Min	Max	Min	Max	Unit	Conditions
RES setup time	t <sub>RESS</sub>	200	_	200	_	ns	Figure 7.4
RES pulse width	t <sub>RESW</sub>	20	_	20	—	t <sub>cyc</sub>	_
NMI setup time	t <sub>NMIS</sub>	150	_	150	_	ns	Figure 7.5
NMI hold time	t <sub>NMIH</sub>	10	_	10	_	_	
NMI pulse width (in recovery from software standby mode)	t <sub>NMIW</sub>	200		200		_	
IRQ setup time	t <sub>IRQS</sub>	150		150		ns	_
IRQ hold time	t <sub>IRQH</sub>	10	_	10	_	_	
IRQ pulse width (in recovery from software standby mode)	t <sub>IRQW</sub>	200		200			

#### (3) Bus Timing

### Table 7.24 Bus Timing

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

# Condition B: $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{CC}$ , $V_{SS} = AV_{SS} = 0 \text{ V}$ , $\phi = 2 \text{ MHz}$ to 25 MHz, $T_a = -20^{\circ}\text{C}$ to 75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to 85°C (wide-range specifications)

		Condition A		Condition B				
Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions	
Address delay time	t <sub>AD</sub>	_	20	_	20	ns	Figures 7.6 to 7.10	
Address setup time	t <sub>AS</sub>	0.5 × t <sub>cyc</sub> – 15	—	0.5 × t <sub>cyc</sub> – 15	—	ns		
Address hold time	t <sub>AH</sub>	0.5 × t <sub>cyc</sub> – 10	_	0.5 × t <sub>cyc</sub> – 8		ns		
CS delay time 1	t <sub>CSD1</sub>		20		15	ns		
AS delay time	t <sub>ASD</sub>		20	_	15	ns		
RD delay time 1	t <sub>RSD1</sub>	_	20	—	15	ns		
RD delay time 2	t <sub>RSD2</sub>		20		15	ns		
Read data setup time	t <sub>RDS</sub>	15	_	15	_	ns		
Read data hold time	t <sub>RDH</sub>	0	_	0	—	ns		
Read data access time 1	t <sub>ACC1</sub>	—	1.0 × t <sub>cyc</sub> – 25	_	$1.0 \times t_{cyc} - 20$	ns		
Read data access time 2	t <sub>ACC2</sub>	_	1.5 × t <sub>cyc</sub> – 25	_	1.5 × t <sub>cyc</sub> – 20	ns		
Read data access time 3	t <sub>ACC3</sub>	_	2.0 × t <sub>cyc</sub> – 25	_	$2.0 \times t_{cyc} - 20$	ns		
Read data access time 4	t <sub>ACC4</sub>	—	2.5 × t <sub>cyc</sub> – 25	_	$2.5 \times t_{cyc} - 20$	ns		
Read data access time 5	t <sub>ACC5</sub>		3.0 × t <sub>cyc</sub> – 25	_	3.0× t <sub>cyc</sub> – 20	ns		

		Condition A		Condition B			
Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions
WR delay time 1	t <sub>WRD1</sub>	_	20		15	ns	Figures 7.6 to 7.10
WR delay time 2	t <sub>WRD2</sub>	_	20		15	ns	
WR pulse width 1	t <sub>wsw1</sub>	$1.0 \times t_{cyc} - 20$	_	1.0× t <sub>cyc</sub> – 15	_	ns	
WR pulse width 2	t <sub>wsw2</sub>	$1.5 \times t_{cyc} - 20$	_	1.5 × t <sub>cyc</sub> – 15	_	ns	
Write data delay time	t <sub>WDD</sub>	—	30	—	20	ns	
Write data setup time	t <sub>wDS</sub>	$0.5 \times t_{cyc} - 20$	_	0.5 × t <sub>cyc</sub> – 15	_	ns	
Write data hold time	t <sub>wDH</sub>	$0.5 \times t_{cyc} - 10$	_	$0.5 \times t_{cyc} - 8$		ns	
WAIT setup time	t <sub>WTS</sub>	30	—	25	_	ns	Figure 7.8
WAIT hold time	t <sub>WTH</sub>	5	—	5		ns	
BREQ setup time	t <sub>BRQS</sub>	30	—	30	—	ns	Figure 7.11
BACK delay time	t <sub>BACD</sub>	_	15		15	ns	
Bus floating time	t <sub>BZD</sub>	_	50	_	40	ns	
BREQO delay time	t <sub>BRQOD</sub>		30		25	ns	Figure 7.12
### (4) Timing of On-Chip Supporting Modules

## Table 7.25 Timing of On-Chip Supporting Modules

-Preliminary-

 $\begin{array}{l} \text{Condition A (In planning):} \\ \text{V}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{\text{ref}} = 2.7 \text{ V to } \text{AV}_{\text{CC}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = \\ 0 \text{ V}, \phi = 2 \text{ MHz to } 20 \text{ MHz}, \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

# Condition B: $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{CC}$ , $V_{SS} = AV_{SS} = 0 \text{ V}$ , $\phi = 2 \text{ MHz}$ to 25 MHz, $T_a = -20^{\circ}\text{C}$ to 75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to 85°C (wide-range specifications)

				Con	dition A	Con	dition B		Test
Item			Symbol	Min	Max	Min	Max	Unit	Conditions
I/O ports	Output data d	lelay time	t <sub>PWD</sub>	—	50	—	40	ns	Figure 7.13
	Input data set	tup time	t <sub>PRS</sub>	30	_	25	_	_	
	Input data ho	ld time	t <sub>PRH</sub>	30	—	25	_		
TPU	Timer output	delay time	t <sub>TOCD</sub>	—	50	—	40	ns	Figure 7.14
	Timer input se	etup time	t <sub>TICS</sub>	30	_	25	_	_	
	Timer clock ir	nput setup time	t <sub>TCKS</sub>	30	—	25	_	ns	Figure 7.15
	Timer clock pulse width	Single-edge specification	t <sub>тскwн</sub>	1.5	_	1.5	_	t <sub>cyc</sub>	
		Both-edge specification	t <sub>TCKWL</sub>	2.5	—	2.5	_	_	
8-bit timer	Timer output	delay time	t <sub>TMOD</sub>	_	50	_	40	ns	Figure 7.16
	Timer reset in	put setup time	t <sub>TMRS</sub>	30	_	25	_	ns	Figure 7.18
	Timer clock ir	nput setup time	t <sub>TMCS</sub>	30	_	25	_	ns	Figure 7.17
	Timer clock pulse width	Single-edge specification	t <sub>TMCWH</sub>	1.5	—	1.5	—	t <sub>cyc</sub>	_
		Both-edge specification	t <sub>TMCWL</sub>	2.5	_	2.5		_	

				Con	dition A	Con	dition B		Test
Item			Symbol	Min	Max	Min	Max	Unit	Conditions
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4	_	4	-	t <sub>cyc</sub>	Figure 7.20
	cycle	Synchronous		6	_	6	_	_	
	Input clock p	ulse width	t <sub>scкw</sub>	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>	_
	Input clock ris	se time	t <sub>SCKr</sub>	—	1.5	—	1.5	t <sub>cyc</sub>	
	Input clock fa	all time	t <sub>SCKf</sub>	—	1.5	—	1.5		
	Transmit data	a delay time	t <sub>TXD</sub>	—	50	_	40	ns	Figure 7.21
	Receive data (synchronous	•	t <sub>RXS</sub>	50	_	40	_	ns	_
	Receive data (synchronous		t <sub>RXH</sub>	50		40	_	ns	_
A/D converter	Trigger input	setup time	t <sub>TRGS</sub>	30		30		ns	Figure 7.22

#### 7.3.4 A/D Conversion Characteristics

## Table 7.26 A/D Conversion Characteristics

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

	Condition A				Conditio	on B	
ltem	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	Bits
Conversion time	6.7	_		10.6			μs
Analog input capacitance			20		_	20	pF
Permissible signal source impedance	_	_	5	_	—	5	kΩ
Nonlinearity error		_	±5.5	_	_	±5.5	LSB
Offset error		_	±5.5		_	±5.5	LSB
Full-scale error		—	±5.5	_	_	±5.5	LSB
Quantization error		_	±0.5	_	_	±0.5	LSB
Absolute accuracy			±6.0			±6.0	LSB

### 7.3.5 D/A Conversion Characteristics

#### Table 7.27 D/A Conversion Characteristics

#### - Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

# Condition B: $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{CC}$ , $V_{SS} = AV_{SS} = 0 \text{ V}$ , $\phi = 2 \text{ MHz}$ to 25 MHz, $T_a = -20^{\circ}\text{C}$ to 75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to 85°C (wide-range specifications)

	Condition A				Conditio	n B		Test	
ltem	Min	Тур	Max	Min	Тур	Max	Unit	Conditions	
Resolution	8	8	8	8	8	8	Bits		
Conversion time	—	_	10	—	—	10	μs	20 pF capacitive load	
Absolute accuracy	_	±2.0	±3.0	—	±2.0	±3.0	LSB	2 M $\Omega$ resistive load	
	_	—	±2.0	_	_	±2.0	LSB	4 M $\Omega$ resistive load	

## 7.3.6 Flash Memory Characteristics

### Table 7.28 (a) Flash Memory Characteristics

#### - Preliminary -

T .....

## Condition A<sup>\*7</sup> (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ , (program/erase power-supply voltage range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V),  $T_a = 0^{\circ}$ C to +75°C (program/erase operating temperature range: regular specifications),  $T_a = 0^{\circ}$ C to +85°C (program/erase operating temperature range: wide-range specifications)

Item		Sy	mbol	Min	Тур	Max	Unit	Test Conditions
Programming	time* <sup>1, *2, *4</sup>	t <sub>P</sub>		_	TBD	200	ms/ 128 bytes	
Erase time*1, *	k3, <b>%</b> 6	t <sub>E</sub>			TBD	1000	ms/block	
Rewrite times		NV	VEC			TBD	Times	
Programming	Wait time after SWE bit setting*1	х		1	_	_	μs	
	Wait time after PSU bit setting*1			50	_	_	μs	
	Wait time after P bit setting*1, *4	z	(z1)	_	_	30	μs	$1 \le n \le 6$
			(z2)	_	_	200	μs	7 ≤ n ≤ 1000
			(z3)			10	μs	Additional- program- ming time wait
	Wait time after P bit clearing*1	α		5	_	_	μs	
	Wait time after PSU bit clearing*1	β		5	_	_	μs	
	Wait time after PV bit setting*1	γ		4	_	_	μs	
	Wait time after H'FF dummy write*1	ε		2	_	_	μs	
	Wait time after PV bit clearing*1	η		2	_	_	μs	
	Wait time after SWE bit clearing*1	θ		100	_	_	μs	
	Maximum number of writes*1, *4	Ν		_	_	1000*5	<sup>5</sup> Times	
Erasing	Wait time after SWE bit setting*1	х		1	—	—	μs	
	Wait time after ESU bit setting*1	у		100	_	—	μs	
	Wait time after E bit setting $^{\ast 1,\ \ast 6}$	z		—	_	10	μs	
	Wait time after E bit clearing*1	α		10	_	_	μs	
	Wait time after ESU bit clearing*1	β		10	_	—	μs	
	Wait time after EV bit setting*1	γ		20	_	_	μs	
	Wait time after H'FF dummy write*1	ε		2	_	_	μs	
	Wait time after EV bit clearing*1	η		4	_	_	μs	
	Wait time after SWE bit clearing*1	θ		100	_	_	μs	
	Maximum number of erases*1, *6	N		_	_	100	Times	

- Notes: 1. Follow the program/erase algorithms when making the time settings.
  - 2. Programming time per 128 bytes. (Indicates the total time during which the P bit is set in flash memory control register 1 (FLMCR1). Does not include the program-verify time.)
  - 3. Time to erase one block. (Indicates the time during which the E bit is set in FLMCR1. Does not include the erase-verify time.)
  - 4. Maximum programming time

 $t_P(max) = \sum_{i=1}^{N}$  wait time after P bit setting (z)

The maximum number of writes (N) should be set as shown below according to the actual set value of z so as not to exceed the maximum programming time (t<sub>P</sub>(max)). The wait time after P bit setting (z) should be changed as follows according to the number of writes (n).

Number of writes (n)

 $1 \le n \le 6$   $z = 30 \ \mu s$  $7 \le n \le 1000$   $z = 200 \ \mu s$ 

[In additional programming]

Number of writes (n)

 $1 \le n \le 6$   $z = 10 \ \mu s$ 

 For the maximum erase time (t<sub>e</sub>(max)), the following relationship applies between the wait time after E bit setting (z) and the maximum number of erases (N):

 $t_E(max)$  = Wait time after E bit setting (z) × maximum number of erases (N)

7. The power-supply voltage range for flash memory programming/erasing is V $_{\rm CC}$  = 3.0 V to 3.6 V.

## Table 7.28 (b) Flash Memory Characteristics

Condition B:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = 0^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (program/erase operating temperature range: regular specifications),  $T_a = 0^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (program/erase operating temperature range: wide-range specifications)

Item		Sy	mbol	Min	Тур	Max	Unit	Test Conditions
Programming	time* <sup>1, *2, *4</sup>	t <sub>P</sub>		—	10	200	ms/ 128 bytes	
Erase time*1, *	3, *6	t <sub>E</sub>			50	1000	ms/block	
Rewrite times		NV	VEC		_	100	Times	
Programming	Wait time after SWE bit setting*1	х		1	_		μs	
	Wait time after PSU bit setting*1	у		50	_		μs	
	Wait time after P bit setting*1, *4	z	(z1)	_	_	30	μs	$1 \le n \le 6$
			(z2)		_	200	μs	7 ≤ n ≤ 1000
			(z3)		_	10	μs	Additional- program- ming time wait
	Wait time after P bit clearing*1			5	_	_	μs	
	Wait time after PSU bit clearing*1			5	_		μs	
	Wait time after PV bit setting*1			4	_	_	μs	
	Wait time after H'FF dummy write*1	ε		2	_	_	μs	
	Wait time after PV bit clearing*1	η		2	_	_	μs	
	Wait time after SWE bit clearing*1	θ		100	_	—	μs	
	Maximum number of writes*1, *4	Ν		—	—	1000*5	Times	
Erasing	Wait time after SWE bit setting*1	х		1	—	—	μs	
	Wait time after ESU bit setting*1	у		100	_	—	μs	
	Wait time after E bit setting $*^{1, *^{6}}$	z			_	10	μs	
	Wait time after E bit clearing*1	α		10	—	—	μs	
	Wait time after ESU bit clearing*1	β		10	_	—	μs	
	Wait time after EV bit setting*1	γ		20	_	_	μs	
	Wait time after H'FF dummy write $\ensuremath{^{*1}}$	ε		2	—	—	μs	
	Wait time after EV bit clearing*1	η		4	_	_	μs	
	Wait time after SWE bit clearing*1	θ		100			μs	
	Maximum number of erases*1, *6	N		_	_	100	Times	

Notes: 1. Follow the program/erase algorithms when making the time settings.

2. Programming time per 128 bytes. (Indicates the total time during which the P bit is set in flash memory control register 1 (FLMCR1). Does not include the program-verify time.)

3. Time to erase one block. (Indicates the time during which the E bit is set in FLMCR1. Does not include the erase-verify time.)

4. Maximum programming time

 $t_P(max) = \sum_{i=1}^{N} wait time after P bit setting (z)$ 

The maximum number of writes (N) should be set as shown below according to the actual set value of z so as not to exceed the maximum programming time (t<sub>P</sub>(max)). The wait time after P bit setting (z) should be changed as follows according to the number of writes (n).

Number of writes (n)

 $1 \le n \le 6$   $z = 30 \ \mu s$  $7 \le n \le 1000$   $z = 200 \ \mu s$ 

[In additional programming]

Number of writes (n)

 $1 \le n \le 6$   $z = 10 \ \mu s$ 

 For the maximum erase time (t<sub>∈</sub>(max)), the following relationship applies between the wait time after E bit setting (z) and the maximum number of erases (N):

 $t_E(max)$  = Wait time after E bit setting (z) × maximum number of erases (N)

7. The power-supply voltage range for flash memory programming/erasing is V $_{\rm cc}$  = 3.0 V to 3.6 V.

# 7.4 Electrical Characteristics of F-ZTAT Version (H8S/2315) (Under Development)

## 7.4.1 Absolute Maximum Ratings

## Table 7.29 Absolute Maximum Ratings

- Preliminary -

Item	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	-0.3 to +4.3	V
Input voltage (FWE)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
Input voltage (except port 4)	V <sub>in</sub>	–0.3 to V <sub>cc</sub> +0.3	V
Input voltage (port 4)	V <sub>in</sub>	-0.3 to AV <sub>cc</sub> +0.3	V
Reference power supply voltage	V <sub>ref</sub>	–0.3 to AV <sub>cc</sub> +0.3	V
Analog power supply voltage	AV <sub>cc</sub>	-0.3 to +4.3	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75*	°C
		Wide-range specifications: -40 to +85*	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

Note: \* The operating temperature ranges for flash memory programming/erasing are as follows:  $T_a = 0^{\circ}C$  to +TBD°C (regular specifications),  $T_a = 0^{\circ}C$  to +TBD°C (wide-range specifications).

The power-supply voltage range for flash memory programming/erasing is V $_{\rm cc}$  = 3.0 V to 3.6 V.

## Table 7.30 (a) DC Characteristics

- Preliminary -

Condition A (In planning):

$$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to } \text{AV}_{CC}, \\ V_{SS} &= \text{AV}_{SS} = 0 \text{ V}^{*1}, \text{ T}_{a} = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	$\frac{\text{Ports 1, 2,}}{\text{IRQ0 to IRQ7}}$	VT <sup>−</sup>	$V_{cc}  imes 0.2$	_	_	V	
		VT <sup>+</sup>			$V_{cc}  imes 0.7$	V	
		$VT^+ - VT^-$	$V_{cc}  imes 0.07$			V	_
Input high voltage	RES, STBY, NMI, MD2 to MD0, FWE	V <sub>IH</sub>	$V_{cc}  imes 0.9$	—	V <sub>cc</sub> + 0.3	V	
	EXTAL	_	$V_{cc} \times 0.7$	—	V <sub>cc</sub> + 0.3	V	
	Ports 3, A to G	_	2.2		V <sub>cc</sub> + 0.3	V	_
	Port 4	_	2.2		$AV_{cc} + 0.3$	V	_
Input low voltage	RES, STBY, MD2 to MD0, FWE	V <sub>IL</sub>	-0.3	—	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, ports 3, 4, A to G	_	-0.3	—	$V_{cc}  imes 0.2$	V	
Output high	All output pins	V <sub>OH</sub>	$V_{cc} - 0.5$	_	—	V	I <sub>oH</sub> = -200 μA
voltage			$V_{cc} - 1.0$	—	_	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins	V <sub>oL</sub>	_	_	0.4	V	I <sub>oL</sub> = 1.6 mA
Input leakage	RES	I <sub>in</sub>			10.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD2 to MD0, FWE	_	_	_	1.0	μA	_
	Port 4	_	_		1.0	μA	$V_{in} = 0.5 \text{ to}$ AV <sub>cc</sub> - 0.5 V
Three-state leakage current (off state)	Ports 1, 2, 3, A to G	I <sub>TSI</sub>			1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input pull-up MOS current	Ports A to E	I <sub>p</sub>	10	—	300	μA	$V_{cc} = 2.7 V \text{ to}$ 3.6 V, $V_{in} = 0 V$
Input	RES	C <sub>in</sub>			30	pF	$V_{in} = 0 V$
capacitance	NMI	_	_		30	pF	f = 1 MHz
	All input pins except RES and NMI	_	_	_	15	pF	
Current	Normal operation	$I_{CC}^{*4}$	_	TBD (3.0 V	) TBD	mA	f = 20 MHz
dissipation*2	Sleep mode	_		TBD (3.0 V	) TBD	mA	f = 20 MHz
	Standby mode*3	_	_	0.01	10	μA	$T_a \le 50^{\circ}C$
			_	_	80		50°C < T <sub>a</sub>
Analog power	During A/D and D/A conversion	Al <sub>cc</sub>		0.2 (3.0 V)	2.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
Reference power	During A/D and D/A conversion	Al <sub>cc</sub>		1.4 (3.0 V)	3.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
RAM standby	voltage	V <sub>RAM</sub>	2.0	_	_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

2. Current dissipation values are for V<sub>IH min</sub> = V<sub>CC</sub> - 0.2 V and V<sub>IL max</sub> = 0.2 V with all output pins unloaded and all MOS input pull-ups in the off state.

3. The values are for V\_{\_{RAM}} \leq V\_{\_{CC}} < 2.7 V, V\_{\_{IH}} min = V\_{\_{CC}}  $\times$  0.9, and V\_{\_{IL}} max = 0.3 V.

4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:

 $I_{cc} max = 1.0 (mA) + TBD (mA/(MHz \times V)) \times V_{cc} \times f (normal operation)$  $I_{cc} max = 1.0 (mA) + TBD (mA/(MHz \times V)) \times V_{cc} \times f (sleep mode)$ 

## Table 7.30 (b) DC Characteristics

## - Preliminary -

Condition B (Under development):

$$\begin{split} &V_{CC}=3.0 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC}=3.0 \text{ V to } 3.6 \text{ V}, \text{V}_{ref}=3.0 \text{ V to } \text{AV}_{CC}, \\ &V_{SS}=\text{AV}_{SS}=0 \text{ V}^{*1}, \text{T}_{a}=-20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ &T_{a}=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	Ports 1, 2, IRQ0 to IRQ7	VT <sup>-</sup>	$V_{cc}  imes 0.2$		_	V	
		VT <sup>+</sup>		_	$V_{cc}  imes 0.7$	V	_
		$VT^+ - VT^-$	$V_{cc}  imes 0.07$			V	_
Input high voltage	RES, STBY, NMI, MD2 to MD0, FWE	V <sub>IH</sub>	$V_{cc} \times 0.9$		V <sub>cc</sub> + 0.3	V	
	EXTAL	_	$V_{\text{cc}} \times 0.7$	_	$V_{cc}$ + 0.3	V	
	Ports 3, A to G	_	2.2	_	$V_{cc}$ + 0.3	V	
	Port 4	_	2.2	_	$AV_{cc} + 0.3$	V	_
Input low voltage	RES, STBY, MD2 to MD0, FWE	V <sub>IL</sub>	-0.3		$V_{cc}  imes 0.1$	V	
	NMI, EXTAL, ports 3, 4, A to G	_	-0.3		$V_{cc} \times 0.2$	V	
Output high	All output pins	V <sub>OH</sub>	$V_{cc} - 0.5$		_	V	I <sub>OH</sub> = -200 μA
voltage			$V_{cc} - 1.0$	_	_	V	I <sub>он</sub> = –1 mA
Output low voltage	All output pins	V <sub>oL</sub>	_		0.4	V	I <sub>oL</sub> = 1.6 mA
Input leakage	RES	I <sub>in</sub>			10.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD2 to MD0, FWE	_	_		1.0	μA	_
	Port 4	_	_		1.0	μA	$V_{in} = 0.5 \text{ to}$ AV <sub>cc</sub> - 0.5 V
Three-state leakage current (off state)	Ports 1, 2, 3, A to G	I <sub>TSI</sub>	_		1.0	μA	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input pull-up MOS current	Ports A to E	I <sub>p</sub>	10	—	300	μA	$V_{cc} = 3.0 V to$ 3.6 V, $V_{in} = 0 V$
Input	RES	C <sub>in</sub>	_	_	30	pF	$V_{in} = 0 V$
capacitance	NMI	_	_	_	30	pF	f = 1 MHz
	All input pins except RES and NMI	_		_	15	pF	<sup>–</sup> T <sub>a</sub> = 25°C
Current	Normal operation	I <sub>CC</sub> * <sup>4</sup>		TBD (3.3 V	) TBD	mA	f = 25 MHz
dissipation*2	Sleep mode	_		TBD (3.3 V)	) TBD	mA	f = 25 MHz
	Standby mode*3	_	_	0.01	10	μA	$T_a \le 50^{\circ}C$
			_	_	80		50°C < T <sub>a</sub>
Analog power	During A/D and D/A conversion	Al <sub>cc</sub>		0.2 (3.0 V)	2.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
Reference power	During A/D and D/A conversion	Al <sub>cc</sub>		1.4 (3.0 V)	3.0	mA	
supply voltage	Idle	_	_	0.01	5.0	μA	_
RAM standby	voltage	V <sub>RAM</sub>	2.0			V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

2. Current dissipation values are for V<sub>IH min</sub> = V<sub>CC</sub> - 0.2 V and V<sub>IL max</sub> = 0.2 V with all output pins unloaded and all MOS input pull-ups in the off state.

3. The values are for V\_{\_{RAM}} \le V\_{\_{CC}} < 3.0 V, V  $_{_{IH}}$  min = V  $_{_{CC}} \times 0.9$ , and V  $_{_{IL}}$  max = 0.3 V.

4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:

 $I_{cc}$  max = 1.0 (mA) + TBD (mA/(MHz × V)) ×  $V_{cc}$  × f (normal operation)  $I_{cc}$  max = 1.0 (mA) + TBD (mA/(MHz × V)) ×  $V_{cc}$  × f (sleep mode)

#### Table 7.31 (a) Permissible Output Currents

Condition A (In planning):

$$\begin{split} &V_{CC} = 2.7 \ V \ to \ 3.6 \ V, \ AV_{CC} = 2.7 \ to \ 3.6 \ V, \ V_{ref} = 2.7 \ V \ to \ AV_{CC}, \\ &V_{SS} = AV_{SS} = 0 \ V, \ T_a = -20 \ to \ +75^\circ C \ (regular \ specifications), \\ &T_a = -40 \ to \ +85^\circ C \ (wide-range \ specifications) \end{split}$$

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	I <sub>ol</sub>	_	—	2.0	mA
Permissible output low current (total)	Total of all output pins	$\sum I_{OL}$		_	80	mA
Permissible output high current (per pin)	All output pins	—I <sub>он</sub>		_	2.0	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$		—	40	mA

Note: To protect chip reliability, do not exceed the output current values in table 7.31 (a).

#### Table 7.31 (b) Permissible Output Currents

- Preliminary -

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ to } 3.6 \text{ V}$ ,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	I <sub>OL</sub>	_	—	2.0	mA
Permissible output low current (total)	Total of all output pins	$\Sigma I_{OL}$			80	mA
Permissible output high current (per pin)	All output pins	—I <sub>он</sub>			2.0	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$			40	mA

Note: To protect chip reliability, do not exceed the output current values in table 7.31 (b).

## (1) Clock Timing

#### Table 7.32 Clock Timing

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 V$  to 3.6 V,  $AV_{CC} = 2.7 V$  to 3.6 V,  $V_{ref} = 2.7 V$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 V$ ,  $\phi = 2 MHz$  to 20 MHz,  $T_a = -20^{\circ}C$  to 75°C (regular specifications),  $T_a = -40^{\circ}C$  to 85°C (wide-range specifications)

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),

 $T_a = -40^{\circ}C$  to 85°C (wide-range specifications)

		Condition A		Condition B			Test
Item	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock cycle time	t <sub>cyc</sub>	50	500	40	500	ns	Figure 7.2
Clock pulse high width	t <sub>ch</sub>	20	—	15	—	ns	
Clock pulse low width	t <sub>cL</sub>	20		15		ns	_
Clock rise time	t <sub>Cr</sub>		5		5	ns	_
Clock fall time	t <sub>Cf</sub>	—	5	—	5	ns	_
Reset oscillation stabilization time (crystal)	t <sub>osc1</sub>	10		10		ms	Figure 7.3
Software standby oscillation stabilization time (crystal)	t <sub>osc2</sub>	10	_	10		ms	
External clock output stabilization delay time	t <sub>DEXT</sub>	500		500		μs	Figure 7.3

## (2) Control Signal Timing

## Table 7.33 Control Signal Timing

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ } \text{AV}_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ } \text{V}_{ref} = 3.0 \text{ V to } \text{AV}_{CC}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \\ \phi = 2 \text{ MHz to } 25 \text{ MHz}, \text{ } \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications),}$ 

 $T_a = -40^{\circ}C$  to 85°C (wide-range specifications)

		Condition A		Condition B			Test
Item	Symbol	Min	Max	Min	Max	Unit	Conditions
RES setup time	t <sub>RESS</sub>	200	_	200	_	ns	Figure 7.4
RES pulse width	t <sub>RESW</sub>	20	—	20	—	t <sub>cyc</sub>	
NMI setup time	t <sub>NMIS</sub>	150	—	150	—	ns	Figure 7.5
NMI hold time	t <sub>NMIH</sub>	10	_	10	_	_	
NMI pulse width (in recovery from software standby mode)	t <sub>NMIW</sub>	200		200		_	
IRQ setup time	t <sub>IRQS</sub>	150		150		ns	_
IRQ hold time	t <sub>IRQH</sub>	10		10	—	_	
IRQ pulse width (in recovery from software standby mode)	t <sub>IRQW</sub>	200		200		_	

#### (3) Bus Timing

## Table 7.34 Bus Timing

Condition A (In planning):

 $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $AV_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_{abc} = 40^{\circ}\text{C}$  to 25°C (wide sum as an adjustment)

 $T_a = -40^{\circ}C$  to 85°C (wide-range specifications)

		Con	dition A	A Condition B			
Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Address delay time	t <sub>AD</sub>	_	20	_	20	ns	Figures 7.6 to 7.10
Address setup time	t <sub>AS</sub>	0.5 × t <sub>cyc</sub> – 15		0.5 × t <sub>cyc</sub> – 15		ns	
Address hold time	t <sub>AH</sub>	$0.5  imes t_{ m cyc} - 10$	—	$0.5  imes t_{ m cyc} - 8$	—	ns	
CS delay time 1	t <sub>CSD1</sub>	—	20	—	15	ns	
AS delay time	t <sub>ASD</sub>	_	20	—	15	ns	
RD delay time 1	t <sub>RSD1</sub>	_	20	—	15	ns	
RD delay time 2	t <sub>RSD2</sub>	_	20	_	15	ns	
Read data setup time	t <sub>RDS</sub>	15	—	15	—	ns	
Read data hold time	t <sub>RDH</sub>	0	_	0	_	ns	
Read data access time 1	t <sub>ACC1</sub>	_	$1.0 \times t_{cyc} - 25$	—	$1.0  imes t_{cyc} - 20$	ns	
Read data access time 2	t <sub>ACC2</sub>	—	$1.5 \times t_{ m cyc} - 25$	—	$1.5 \times t_{cyc} - 20$	ns	
Read data access time 3	t <sub>ACC3</sub>	_	2.0  imes t <sub>cyc</sub> - 25	—	$2.0  imes t_{cyc} - 20$	ns	
Read data access time 4	t <sub>ACC4</sub>	—	$2.5 \times t_{ m cyc} - 25$	—	$2.5 \times t_{cyc} - 20$	ns	
Read data access time 5	t <sub>ACC5</sub>	_	$3.0  imes$ $t_{cyc} - 25$	_	$3.0  imes t_{cyc} - 20$	ns	

		Con	dition A	Cone	dition B			
Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions	
WR delay time 1	t <sub>WRD1</sub>	_	20	—	15	ns	Figures 7.6 to 7.10	
WR delay time 2	t <sub>WRD2</sub>		20	—	15	ns		
WR pulse width 1	t <sub>wsw1</sub>	1.0 × t <sub>cyc</sub> – 20		1.0 × t <sub>cyc</sub> – 15	_	ns		
WR pulse width 2	t <sub>wsw2</sub>	$1.5 \times t_{cyc} - 20$	_	1.5 × t <sub>cyc</sub> – 15	_	ns		
Write data delay time	t <sub>WDD</sub>	_	30	—	20	ns		
Write data setup time	t <sub>wDS</sub>	$0.5  imes t_{ m cyc} - 20$	_	$0.5  imes t_{ m cyc} - 15$	—	ns		
Write data hold time	t <sub>wDH</sub>	0.5 × t <sub>cyc</sub> – 10	_	0.5 × t <sub>cyc</sub> – 8		ns		
WAIT setup time	t <sub>WTS</sub>	30	—	25	_	ns	Figure 7.8	
WAIT hold time	t <sub>WTH</sub>	5	_	5		ns		
BREQ setup time	t <sub>BRQS</sub>	30	—	30	—	ns	Figure 7.11	
BACK delay time	t <sub>BACD</sub>	_	15	—	15	ns		
Bus floating time	t <sub>BZD</sub>	_	50		40	ns		
BREQO delay time	t <sub>BRQOD</sub>	_	30	_	25	ns	Figure 7.12	

#### (4) Timing of On-Chip Supporting Modules

#### Table 7.35 Timing of On-Chip Supporting Modules

-Preliminary-

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition A **Condition B** Test Symbol Max Unit Conditions Item Min Max Min Figure 7.13 I/O ports Output data delay time \_\_\_\_ 50 \_ 40 ns t<sub>PWD</sub> 30 Input data setup time 25 t<sub>PRS</sub> Input data hold time 30 25 t<sub>PRH</sub> TPU Timer output delay time Figure 7.14 40 t<sub>TOCD</sub> \_ 50 \_ ns Timer input setup time 30 25 t<sub>TICS</sub> Timer clock input setup time Figure 7.15 30 25 t<sub>TCKS</sub> ns Timer clock Single-edge 1.5 1.5 t<sub>TCKWH</sub> t<sub>cvc</sub> \_ pulse width specification Both-edge 2.5 2.5 t<sub>TCKWL</sub> \_ specification 8-bit timer Timer output delay time \_ 50 \_ 40 ns Figure 7.16 t<sub>TMOD</sub> Timer reset input setup time 30 25 Figure 7.18 t<sub>TMRS</sub> \_\_\_\_ \_ ns Timer clock input setup time 30 25 ns Figure 7.17 t<sub>TMCS</sub> Timer clock Single-edge 1.5 1.5 t<sub>TMCWH</sub>  $\mathbf{t}_{\mathrm{cyc}}$ pulse width specification Both-edge 2.5 \_ 2.5 t<sub>TMCWL</sub> specification

				Con	dition A	Con	dition B		Test
Item			Symbol	Min	Max	Min	Max	Unit	Conditions
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4	_	4	-	t <sub>cyc</sub>	Figure 7.20
	cycle	Synchronous		6	_	6	_	_	
	Input clock p	ulse width	t <sub>scкw</sub>	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>	_
	Input clock ris	se time	t <sub>SCKr</sub>	—	1.5	—	1.5	t <sub>cyc</sub>	
	Input clock fa	all time	t <sub>SCKf</sub>	—	1.5	—	1.5		
	Transmit data	a delay time	t <sub>TXD</sub>	—	50	_	40	ns	Figure 7.21
	Receive data (synchronous	•	t <sub>RXS</sub>	50	_	40	_	ns	_
	Receive data hold time (synchronous)		t <sub>RXH</sub>	50		40	_	ns	_
A/D converter	Trigger input setup time		t <sub>TRGS</sub>	30		30		ns	Figure 7.22

#### 7.4.4 A/D Conversion Characteristics

## Table 7.36 A/D Conversion Characteristics

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ AV}_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{ref} = 3.0 \text{ V to } \text{AV}_{CC}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V},$  $\phi = 2 \text{ MHz to } 25 \text{ MHz}, \text{ T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications),}$ 

 $T_a = -40^{\circ}C$  to 85°C (wide-range specifications)

		Conditio	on A		on B		
ltem	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	Bits
Conversion time	6.7			10.6			μs
Analog input capacitance			20			20	pF
Permissible signal source impedance	—	—	5	_	—	5	kΩ
Nonlinearity error			±5.5			±5.5	LSB
Offset error	_		±5.5	_		±5.5	LSB
Full-scale error	_		±5.5	_		±5.5	LSB
Quantization error			±0.5			±0.5	LSB
Absolute accuracy	_		±6.0	—		±6.0	LSB

### 7.4.5 D/A Conversion Characteristics

#### Table 7.37 D/A Conversion Characteristics

- Preliminary -

Condition A (In planning):

 $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $AV_{CC} = 2.7 \text{ V}$  to 3.6 V,  $V_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 20 MHz,  $T_a = -20^{\circ}\text{C}$  to 75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to 85°C (wide-range specifications)

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ AV}_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{ref} = 3.0 \text{ V to } \text{AV}_{CC}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \\ \phi = 2 \text{ MHz to } 25 \text{ MHz}, \text{ } \text{T}_{a} = -20^{\circ}\text{C} \text{ to } 75^{\circ}\text{C} \text{ (regular specifications),}$ 

 $T_a = -40^{\circ}C$  to 85°C (wide-range specifications)

		Conditio	on A		Conditio	n B		Test	
Item	Min	Тур	Max	Min	Тур	Max	Unit	Conditions	
Resolution	8	8	8	8	8	8	Bits		
Conversion time			10			10	μs	20 pF capacitive load	
Absolute accuracy		±2.0	±3.0		±2.0	±3.0	LSB	2 M $\Omega$ resistive load	
	_	_	±2.0	_	_	±2.0	LSB	4 M $\Omega$ resistive load	

## 7.4.6 Flash Memory Characteristics

#### Table 7.38 (a) Flash Memory Characteristics

#### - Preliminary -

T .....

## Condition A<sup>\*7</sup> (In planning):

 $V_{CC} = 2.7 V$  to 3.6 V,  $AV_{CC} = 2.7 V$  to 3.6 V,  $V_{ref} = 2.7 V$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 V$ , (program/erase power-supply voltage range:  $V_{CC} = 3.0 V$  to 3.6 V),  $T_a = 0^{\circ}C$  to +75°C (program/erase operating temperature range: regular specifications),  $T_a = 0^{\circ}C$  to +85°C (program/erase operating temperature range: wide-range specifications)

Item	Sy	mbol	Min	Тур	Max	Unit	Test Conditions	
Programming	time* <sup>1, *2, *4</sup>	t <sub>P</sub>		_	TBD	200	ms/ 128 bytes	
Erase time*1, *	k3, <b>ж</b> 6	t <sub>E</sub>			TBD	1000	ms/block	
Rewrite times		N۷	VEC	_	_	TBD	Times	
Programming	Wait time after SWE bit setting*1	х		1	_	_	μs	
	Wait time after PSU bit setting*1	у		50	—	—	μs	
	Wait time after P bit setting*1, *4	z	(z1)	—	—	30	μs	$1 \le n \le 6$
			(z2)	_	_	200	μs	$7 \le n \le 1000$
			(z3)			10	μs	Additional- program- ming time wait
	Wait time after P bit clearing*1	α		5	_	_	μs	
	Wait time after PSU bit clearing*1	β		5	_	_	μs	
	Wait time after PV bit setting*1	γ		4	_	_	μs	
	Wait time after H'FF dummy write*1	ε		2	—	—	μs	
	Wait time after PV bit clearing*1	η		2	—	—	μs	
	Wait time after SWE bit clearing*1	θ		100	_	—	μs	
	Maximum number of writes*1, *4	Ν		—	_	1000*5	Times	
Erasing	Wait time after SWE bit setting*1	х		1	_	_	μs	
	Wait time after ESU bit setting*1	у		100		_	μs	
	Wait time after E bit setting* <sup>1, *6</sup>	z				10	μs	
	Wait time after E bit clearing*1	α		10	_	_	μs	
	Wait time after ESU bit clearing*1	β		10	_	_	μs	
	Wait time after EV bit setting*1	γ		20	_	_	μs	
	Wait time after H'FF dummy write*1	ε		2	_	_	μs	
	Wait time after EV bit clearing*1	η		4		_	μs	
	Wait time after SWE bit clearing*1	θ		100		_	μs	
	Maximum number of erases*1, *6	Ν		—		100	Times	

- Notes: 1. Follow the program/erase algorithms when making the time settings.
  - 2. Programming time per 128 bytes. (Indicates the total time during which the P bit is set in flash memory control register 1 (FLMCR1). Does not include the program-verify time.)
  - 3. Time to erase one block. (Indicates the time during which the E bit is set in FLMCR1. Does not include the erase-verify time.)
  - 4. Maximum programming time

 $t_P(max) = \sum_{i=1}^{N}$  wait time after P bit setting (z)

The maximum number of writes (N) should be set as shown below according to the actual set value of z so as not to exceed the maximum programming time (t<sub>P</sub>(max)). The wait time after P bit setting (z) should be changed as follows according to the number of writes (n).

Number of writes (n)

 $1 \le n \le 6$   $z = 30 \ \mu s$  $7 \le n \le 1000$   $z = 200 \ \mu s$ 

[In additional programming]

Number of writes (n)

 $1 \le n \le 6$   $z = 10 \ \mu s$ 

 For the maximum erase time (t<sub>e</sub>(max)), the following relationship applies between the wait time after E bit setting (z) and the maximum number of erases (N):

 $t_E(max)$  = Wait time after E bit setting (z) × maximum number of erases (N)

7. The power-supply voltage range for flash memory programming/erasing is V  $_{\rm cc}$  = 3.0 V to 3.6 V.

### Table 7.38 (b) Flash Memory Characteristics

Condition B (Under development):

 $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = 0^{\circ}$ C to  $+75^{\circ}$ C (program/erase operating temperature range: regular specifications),  $T_a = 0^{\circ}$ C to  $+85^{\circ}$ C (program/erase operating temperature range: wide-range specifications)

Item	Sy	mbol	Min	Тур	Max	Unit	Test Conditions	
Programming	time* <sup>1, *2, *4</sup>	t <sub>P</sub>		_	TBD	200	ms/ 128 bytes	
Erase time*1, *	.3, *6	t <sub>E</sub>		_	TBD	1000	ms/block	
Rewrite times		N٧	VEC	_	_	TBD	Times	
Programming	Wait time after SWE bit setting*1	х		1	_	_	μs	
	Wait time after PSU bit setting*1	У		50	_	_	μs	
	Wait time after P bit setting*1, *4	z	(z1)			30	μs	1 ≤ n ≤ 6
			(z2)	_	_	200	μs	$7 \le n \le 1000$
			(z3)			10	μs	Additional- program- ming time wait
	Wait time after P bit clearing*1	α		5	_	_	μs	
	Wait time after PSU bit clearing*1	β		5	_	_	μs	
	Wait time after PV bit setting*1	γ		4	_	_	μs	
	Wait time after H'FF dummy write*1	ε		2	_	_	μs	
	Wait time after PV bit clearing*1	η		2	—	—	μs	
	Wait time after SWE bit clearing*1	θ		100	—	—	μs	
	Maximum number of writes*1, *4	N		_		1000*5	Times	
Erasing	Wait time after SWE bit setting*1	х		1	—	—	μs	
	Wait time after ESU bit setting*1	у		100	—	—	μs	
	Wait time after E bit setting $^{*1, *6}$	z		—	—	10	μs	
	Wait time after E bit clearing*1	α		10	—	_	μs	
	Wait time after ESU bit clearing*1	β		10	—	—	μs	
	Wait time after EV bit setting*1	γ		20	—	—	μs	
-	Wait time after H'FF dummy write*1	ε		2	_	_	μs	
	Wait time after EV bit clearing*1	η		4	_	_	μs	
	Wait time after SWE bit clearing*1	θ		100	_	_	μs	
	Maximum number of erases*1, *6	Ν		—	_	100	Times	

Notes: 1. Follow the program/erase algorithms when making the time settings.

2. Programming time per 128 bytes. (Indicates the total time during which the P bit is set in flash memory control register 1 (FLMCR1). Does not include the program-verify time.)

- 3. Time to erase one block. (Indicates the time during which the E bit is set in FLMCR1. Does not include the erase-verify time.)
- 4. Maximum programming time

 $t_P(max) = \sum_{i=1}^{N} wait time after P bit setting (z)$ 

5. The maximum number of writes (N) should be set as shown below according to the actual set value of z so as not to exceed the maximum programming time ( $t_P(max)$ ). The wait time after P bit setting (z) should be changed as follows according to the number of writes (n).

Number of writes (n)

 $1 \le n \le 6$   $z = 30 \ \mu s$  $7 \le n \le 1000$   $z = 200 \ \mu s$ 

[In additional programming]

Number of writes (n)

 $1 \le n \le 6$   $z = 10 \ \mu s$ 

 For the maximum erase time (t<sub>∈</sub>(max)), the following relationship applies between the wait time after E bit setting (z) and the maximum number of erases (N):

 $t_E(max)$  = Wait time after E bit setting (z) × maximum number of erases (N)

7. The power-supply voltage range for flash memory programming/erasing is V $_{\rm cc}$  = 3.0 V to 3.6 V.

## 7.5 Usage Note

Although both the F-ZTAT and mask ROM versions fully meet the electrical specifications listed in this manual, there may be differences in the actual values of the electrical characteristics, operating margins, noise margins, and so forth, due to differences in the fabrication process, the on-chip ROM, and the layout patterns.

If the F-ZTAT version is used to carry out system evaluation and testing, therefore, when switching to the mask ROM version the same evaluation and testing procedures should also be conducted on this version.

# Section 8 Registers

# 8.1 List of Registers (Address Order)

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F800	MRA	SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz	DTC	16/32* <sup>1</sup>
to	SAR									_	bits
H'FBFF										_	
										_	
	MRB	CHNE	DISEL	CHNS	_	_	_	_	_	_	
	DAR									_	
										_	
										_	
	CRA									_	
										_	
	CRB									_	
H'FE80	TCR3		CCLR1			CKEG0			TPSC0	TPU3 -	16 bits
H'FE81	TMDR3			BFB	BFA	MD3	MD2	MD1	MD0	_	
H'FE82	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FE83	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_	
H'FE84	TIER3	TTGE			TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_	
H'FE85	TSR3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	_	
	TCNT3									_	
H'FE87										_	
H'FE88	TGR3A									_	
H'FE89										_	
H'FE8A	IGR3B -									_	
H'FE8B	<b>TODOO</b>									_	
H'FE8C	- -				-11			-11		_	
H'FE8D	TOP2D									_	
H'FE8E	IGK3D									_	
H'FE8F											

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FE90	TCR4	_	CCLR1	CCLR0	CKEG	CKEG0	TPSC2	TPSC1	TPSC0	TPU4	16 bits
H'FE91	TMDR4	_	_	_	_	MD3	MD2	MD1	MD0	-	
H'FE92	TIOR4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	-	
H'FE94	TIER4	TTGE	_	TCIEU	TCIEV			TGIEB	TGIEA	-	
H'FE95	TSR4	TCFD	_	TCFU	TCFV			TGFB	TGFA	-	
H'FE96	TCNT4									-	
H'FE97	-									-	
H'FE98	TGR4A									-	
H'FE99	-									-	
H'FE9A	TGR4B									-	
H'FE9B	-									-	
H'FEA0	TCR5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU5	16 bits
H'FEA1	TMDR5	_	_	_	_	MD3	MD2	MD1	MD0	-	
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	-	
H'FEA4	TIER5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	-	
H'FEA5	TSR5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA		
H'FEA6	TCNT5									_	
H'FEA7											
H'FEA8	TGR5A									_	
H'FEA9										_	
H'FEAA	TGR5B									_	
H'FEAB											
H'FEB0	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	Ports	8 bits
H'FEB1	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	_	
H'FEB2	P3DDR	_	_	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	_	
H'FEB9	PADDR	_	_	—	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR	-	
H'FEBA	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	-	
H'FEBB	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	-	
H'FEBC	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	-	
H'FEBD	PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	-	
H'FEBE	PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	-	
H'FEBF	PGDDR				PG4DDR	PG3DDR	PG2DDR	RPG1DDR	PG0DDR	-	

HFEC4       IPRA       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0       Interrupt controller         HFEC5       IPRB       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0       Interrupt controller         HFEC6       IPRC       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0       Interrupt controller         HFEC6       IPRC       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC3       IPR4       —       IPR2       IPR1       IPR0       IPR0       IPR0       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPR4       —       IPR2       IPR1       IPR0       IPR1       IPR0       IPR0       IPR0       IPR0       IPR0       IPR2       IPR1       IPR0       IPR0       IPR0       IPR0       IPR1       IPR0       IPR0       IPR1       IPR0       IPR0       IPR1       IPR0       IPR1 <td< th=""><th>Address</th><th>Register Name</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>Module Name</th><th>Data Bus Width</th></td<>	Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
HTECS       IPR8       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPR0       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPR6       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC8       IPR6       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC8       IPR6       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPR4       —       IPR2       IPR1       IPR0       IPR0 <t< td=""><td>H'FEC4</td><td>IPRA</td><td>_</td><td>IPR6</td><td>IPR5</td><td>IPR4</td><td>_</td><td>IPR2</td><td>IPR1</td><td>IPR0</td><td>Interrupt</td><td>8 bits</td></t<>	H'FEC4	IPRA	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	Interrupt	8 bits
HFEC7       IPRD       —       IPR6       IPR5       IPR4       —       —       —       —         HFEC8       IPRF       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC8       IPRF       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPRG       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPR4       —       IPR2       IPR1       IPR0         HFEC7       IPR1       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFEC6       IPR4       —       IPR2       IPR1       IPR0       IPR0       IPR0       IPR0       IPR0         HFEC7       IPR1       -       —       -       -       -       -       -       IPR1       IPR0         HFEC6       IPR1       -       IPR3       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       <	H'FEC5	IPRB	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	controller	
HFEC8       IPRE       -       -       -       -       IPR2       IPR1       IPR0         HFEC9       IPRF       -       IPR6       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFEC4       IPRG       -       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFEC5       IPR1       -       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFEC6       IPR1       -       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFEC6       IPR4       -       IPR2       IPR1       IPR0       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFEC6       IPRK       -       IPR6       AST6       AST5       AST4       AST3       AST2       AST1       AST0         HFED3       AGRH       WCRL       W31       W30       W21       W20       W11       W10       W00       W00       HFED3       IPR2       IPR2       IPR2       IPR3       IPR2       IPR3       IPR2       IPR3       IPR2       IPR2       IPR2       IPR2 </td <td>H'FEC6</td> <td>IPRC</td> <td>_</td> <td>IPR6</td> <td>IPR5</td> <td>IPR4</td> <td>_</td> <td>IPR2</td> <td>IPR1</td> <td>IPR0</td> <td>-</td> <td></td>	H'FEC6	IPRC	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-	
HFEC0       IPRF       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECA       IPRG       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECA       IPRI       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECC       IPR1       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECC       IPR1       —       —       —       —       —       —       —       —       —         HFECC       IPR4       —       IPR2       IPR1       IPR0       IPR1       IPR0       IPR1       IPR0         HFEC2       IPR4       —       #       #       #       #       #       #       #       #       #       #       #       #       #       #	H'FEC7	IPRD	_	IPR6	IPR5	IPR4		_	_	_	-	
HFECA       IPRG       IPR6       IPR5       IPR4       IPR2       IPR1       IPR0         HFECB       IPR1       -       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFECC       IPR1       -       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFECD       IPR1       -       IPR6       IPR5       IPR4       -       IPR2       IPR1       IPR0         HFECD       IPRK       -       IPR6       IPR5       IPR4       - <td>H'FEC8</td> <td>IPRE</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>IPR2</td> <td>IPR1</td> <td>IPR0</td> <td>-</td> <td></td>	H'FEC8	IPRE	_	_	_	_	_	IPR2	IPR1	IPR0	-	
HFECB       IPRH       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECC       IPRI       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECC       IPRJ       —       —       —       —       —       IPR4       IPR1       IPR0         HFECE       IPRK       —       IPR6       IPR5       IPR4       —       =       #	H'FEC9	IPRF		IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-	
HFECC       IPRI       —       IPR6       IPR5       IPR4       —       IPR2       IPR1       IPR0         HFECD       IPRJ       —       —       —       —       —       —       IPR2       IPR1       IPR0         HFECD       IPRK       —       IPR6       IPR5       IPR4       —       … <td< td=""><td>H'FECA</td><td>IPRG</td><td>_</td><td>IPR6</td><td>IPR5</td><td>IPR4</td><td>_</td><td>IPR2</td><td>IPR1</td><td>IPR0</td><td>-</td><td></td></td<>	H'FECA	IPRG	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-	
HFECD         IPRJ         -         -         -         -         IPR2         IPR1         IPR0           HFECE         IPRK         -         IPR6         IPR5         IPR4         -	H'FECB	IPRH	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-	
HFECE         IPRK         —         IPR6         IPR5         IPR4         —         …         NGRU         W1         W1         W40         W40         W40         W1         W40         W1         W40         W1         W40         W1         W40         W11         W10         W01         W00         W1         W10	H'FECC	IPRI		IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-	
HFED0       ABWCR       ABW7       ABW6       ABW5       ABW4       ABW3       ABW2       ABW1       ABW0       Bus controller       8 bits         HFED1       ASTCR       AST7       AST6       AST5       AST4       AST3       AST2       AST1       AST0         H'FED2       WCRH       W71       W70       W61       W60       W51       W50       W41       W40         H'FED3       WCRL       W31       W30       W21       W20       W11       W10       W01       W00         H'FED5       BCRL       BRLE       BREQOEEAE       -       -       -       WAITE       WAITE         H'FE2C       ISCRL       IRQ7SCB       IRQ3SCA       IRQ3SCA       IRQ3SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCB       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCB       IRQ4SCB       IRQ4SCA       IRQ4SCB       IRQ4SCA       IR	H'FECD	IPRJ	_	_	_	_	_	IPR2	IPR1	IPR0	-	
HFED1       ASTCR       AST7       AST6       AST5       AST4       AST3       AST2       AST1       AST0         HFED2       WCRH       W71       W70       W61       W60       W51       W50       W41       W40         HFED3       WCRL       W31       W30       W21       W20       W11       W10       W01       W00         HFED3       WCRL       W31       W30       W21       W20       W11       W10       W01       W00         HFED5       BCRL       BRLE       BREQOE EAE       -       -       -       WAITE         H'FED6       RAMER*2       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory       8 bits         H'FF2C       ISCRH       IRQ7ES       IRQ3CB       IRQ3CA       IRQ4SCB       IRQ4SCA       IRQ4SCB       IRQ4SCA       Interrupt       6 ontroller       6 ontroller         H'FF2C       ISCRL       IRQ3CB       IRQ3CA       IRQ4SC       IRQ1SCB       IRQ4SCA       IRQ4SCA       IRQ4SCA       IRQ4SCA       Interrupt       6 ontroller       6 ontroller         H'FF2D       ISCRL       IRQ3CF       IRQ4F       IRQ3F       IRQ2F </td <td>H'FECE</td> <td>IPRK</td> <td>_</td> <td>IPR6</td> <td>IPR5</td> <td>IPR4</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td>-</td> <td></td>	H'FECE	IPRK	_	IPR6	IPR5	IPR4	_	_	_		-	
HFED2       WCRH       W71       W70       W61       W60       W51       W50       W41       W40         HFED3       WCRL       W31       W30       W21       W20       W11       W10       W01       W00         HFED4       BCRH       ICIS1       ICIS0       BRSTRM BRSTS1       BRSTS0       —       —       —       —         H'FED5       BCRL       BRLE       BREQOE EAE       —       #       #       #       #	H'FED0	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus controller	8 bits
H'FED3       WCRL       W31       W30       W21       W20       W11       W10       W01       W00         H'FED4       BCRH       ICIS1       ICIS0       BRSTRM BRSTS1       BRSTS0       —       #       W11       W10       W00       #       #       #       #       ####################################	H'FED1	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	-	
H'FED4       BCRH       ICIS1       ICIS0       BRSTRM BRSTS1       BRSTS0       —       Miffedd       Bases       Bases       Bits	H'FED2	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	-	
H'FED5       BCRL       BRLE       BREQOE EAE       —       —       —       —       WAITE         H'FED5       RAMER*2       —       —       —       RAMS       RAM2       RAM1       RAM0       Flash memory       8 bits         H'FED5       ISCRH       IRQ7SCB       IRQ6SCB       IRQ6SCB       IRQ5SCB       IRQ5SCB       IRQ4SCB       IRQ4SCB       IRQ4SCA       Interrupt       8 bits         H'FF20       ISCRL       IRQ3SCB       IRQ3SCA       IRQ2SCB       IRQ1SCA       IRQ0SCB       IRQ0SCA       Interrupt       8 bits         H'FF20       ISCRL       IRQ3SCB       IRQ3SCA       IRQ2SCA       IRQ1SCA       IRQ0SCB       IRQ0SCA         H'FF21       ISR       IRQ7F       IRQ6F       IRQ5F       IRQ4F       IRQ3F       IRQ2F       IRQ1F       IRQ0F         H'FF34       ITCER       DTCER       DTCER       DTCE6       DTCE5       DTVEC4       DTVEC2       DTVEC1       DTVEC0       VEC1       8 bits         H'FF34       H'FF34       ITTER       STS2       STS1       STS0       OPE       —       —       IRQ37S       Power-down mode       8 bits         H'FF38       SBYCR       SSBY	H'FED3	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	_	
H'FEDB       RAMER*2 —       —       —       —       RAMS       RAM2       RAM1       RAM0       Flash memory       8 bits         H'FEDB       IRQTSCB       IRQTSCB       IRQTSCB       IRQSCB       IRQGSCB       IRQSSCB       IRQSSCB       IRQSSCB       IRQSSCB       IRQ4SCB       IRQ0SCB       IRQ1S       IRQ1F       IRQ0F       IR       IF	H'FED4	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_		_	-	
H'FF2C       ISCRH       IRQ7SCB       IRQ7SCA       IRQ6SCA       IRQ5SCB       IRQ5SCA       IRQ4SCB       IRQ4SCA       Interrupt       8 bits         H'FF2D       ISCRL       IRQ3SCB       IRQ3SCA       IRQ2SCB       IRQ2SCA       IRQ1SCB       IRQ0SCB       IRQ0SCA       IRQ0SCA       IRQ0SCB       IRQ0SCA       IRQ1SCB       IRQ0SCA       IRQ0SCA       IRQ1SCB       IRQ0SCA       IRQ0SCA       IRQ1SCB	H'FED5	BCRL	BRLE	BREQOE	EAE	_	_	_	_	WAITE	-	
H'FF2D       ISCRL       IRQ3SCB       IRQ3SCA       IRQ2SCA       IRQ1SCB       IRQ1SCB       IRQ0SCB       IRQ0SCA       IRQ1SCA       IRQ0SCA       IRQ1SCA       IRQ0SCA       IRQ1SCA       IRQ0SCA       IRQ1SCA	H'FEDB	RAMER*2	_	_	_	_	RAMS	RAM2	RAM1	RAM0	Flash memory	8 bits
HTFF2D       ISCRL       IRQ3SCB       IRQ3SCA       IRQ3SCA       IRQ1SCA       IRQ0SCB       IRQ0SCA       IRQ0SCA         H'FF2E       IER       IRQ7E       IRQ6E       IRQ5E       IRQ4E       IRQ3E       IRQ2E       IRQ1E       IRQ0E         H'FF2F       ISR       IRQ7F       IRQ6F       IRQ5F       IRQ4F       IRQ3F       IRQ2E       IRQ1E       IRQ0E         H'FF30       DTCER       DTCE7       DTCE6       DTCE5       DTCE4       DTCE3       DTCE2       DTCE1       DTCE0       DTC       8 bits         to       H'FF34       H'FF38       SBYCR       SSBY       STS2       STS1       STS0       OPE       —       —       IRQ37S       Power-down mode       8 bits         H'FF38       SBYCR       PSTOP       —       INTM1       INTM0       NMIEG       LWROD       —       RAME       MCU       8 bits         H'FF34       SCKCR       PSTOP       —       DIV       —       —       SCK2       SCK1       SCK0       Clock pulse       8 bits         H'FF34       SCKCR       PSTOP       —       DIV       —       —       SCK2       SCK1       SCK0       Clock pulse       8 bits <td>H'FF2C</td> <td>ISCRH</td> <td>IRQ7SCB</td> <td>IRQ7SCA</td> <td>IRQ6SCB</td> <td>IRQ6SCA</td> <td>IRQ5SCB</td> <td>IRQ5SCA</td> <td>IRQ4SCB</td> <td>IRQ4SCA</td> <td>Interrupt</td> <td>8 bits</td>	H'FF2C	ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	Interrupt	8 bits
H'FF2FISRIRQ7FIRQ6FIRQ5FIRQ4FIRQ3FIRQ2FIRQ1FIRQ0FH'FF30DTCERDTCE7DTCE6DTCE5DTCE4DTCE3DTCE2DTCE1DTCE0DTC8 bitstoH'FF34H'FF37DTVECRSWDTEDTVEC6DTVEC5DTVEC4DTVEC3DTVEC2DTVEC1DTVEC0H'FF38SBYCRSSBYSTS2STS1STS0OPE——IRQ37SPower-down mode8 bitsH'FF39SYSCR——INTM1INTM0NMIEGLWROD—RAMEMCU8 bitsH'FF3ASCKCRPSTOP—DIV——SCK2SCK1SCK0Clock pulse generator8 bitsH'FF36MDCR————MDS2MDS1MDS0MCU8 bitsH'FF3CMSTPCRHMSTP15MSTP14MSTP13MSTP12MSTP10MSTP9MSTP8Power-down MSTP88 bits	H'FF2D	ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	controller	
H'FF30       DTCER       DTCE7       DTCE6       DTCE5       DTCE4       DTCE3       DTCE2       DTCE1       DTCE0       DTC       8 bits         H'FF34       H'FF34       DTVECR       SWDTE       DTVEC6       DTVEC5       DTVEC4       DTVEC3       DTVEC2       DTVEC1       DTVEC0       DTVEC0       8 bits         H'FF37       DTVECR       SWDTE       DTVEC6       DTVEC5       DTVEC4       DTVEC3       DTVEC2       DTVEC1       DTVEC0       VEC0       8 bits         H'FF38       SBYCR       SSBY       STS2       STS1       STS0       OPE       -       -       IRQ37S       Power-down mode       8 bits         H'FF39       SYSCR       -       -       INTM1       INTM0       NMIEG       LWROD       -       RAME       MCU       8 bits         H'FF34       SCKCR       PSTOP       -       DIV       -       -       SCK2       SCK1       SCK0       Clock pulse generator       8 bits         H'FF38       MDCR       -       -       -       MDS2       MDS1       MDS0       MCU       8 bits         H'FF36       MSTPCRH       MSTP15       MSTP13       MSTP12       MSTP11       MSTP10	H'FF2E	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	-	
to H'FF34 H'FF37 DTVECR SWDTE DTVEC6 DTVEC5 DTVEC4 DTVEC3 DTVEC2 DTVEC1 DTVEC0 H'FF38 SBYCR SSBY STS2 STS1 STS0 OPE — — IRQ37S Power-down 8 bits mode H'FF39 SYSCR — — INTM1 INTM0 NMIEG LWROD — RAME MCU 8 bits H'FF3A SCKCR PSTOP — DIV — — SCK2 SCK1 SCK0 Clock pulse 8 bits generator H'FF3B MDCR — — — — — MDS2 MDS1 MDS0 MCU 8 bits H'FF3C MSTPCRH MSTP15 MSTP14 MSTP13 MSTP12 MSTP11 MSTP10 MSTP9 MSTP8 Power-down 8 bits mode	H'FF2F	ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	-	
H'FF34         H'FF37       DTVECR       SWDTE       DTVEC6       DTVEC5       DTVEC4       DTVEC3       DTVEC2       DTVEC1       DTVEC0         H'FF38       SBYCR       SSBY       STS2       STS1       STS0       OPE       —       —       IRQ37S       Power-down mode       8 bits         H'FF39       SYSCR       —       —       INTM1       INTM0       NMIEG       LWROD       —       RAME       MCU       8 bits         H'FF34       SCKCR       PSTOP       —       DIV       —       —       SCK2       SCK1       SCK0       Clock pulse generator       8 bits         H'FF38       MDCR       —       —       —       —       MDS2       MDS1       MDS0       MCU       8 bits         H'FF3C       MSTPCRH       MSTP15       MSTP13       MSTP12       MSTP10       MSTP9       MSTP8       Power-down       8 bits	H'FF30	DTCER	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	DTC	8 bits
H'FF37       DTVECR       SWDTE       DTVEC6       DTVEC5       DTVEC4       DTVEC3       DTVEC2       DTVEC1       DTVEC0         H'FF38       SBYCR       SSBY       STS2       STS1       STS0       OPE       —       —       IRQ37S       Power-down mode       8 bits mode         H'FF39       SYSCR       —       —       INTM1       INTM0       NMIEG       LWROD       —       RAME       MCU       8 bits         H'FF34       SCKCR       PSTOP       —       DIV       —       —       SCK2       SCK1       SCK0       Clock pulse generator       8 bits         H'FF38       MDCR       —       —       —       —       MDS2       MDS1       MDS0       MCU       8 bits         H'FF3C       MSTPCRH       MSTP15       MSTP13       MSTP12       MSTP11       MSTP10       MSTP9       MSTP8       Power-down       8 bits												
H'FF38       SBYCR       SSBY       STS2       STS1       STS0       OPE       -       -       IRQ37S       Power-down mode       8 bits         H'FF39       SYSCR       -       -       INTM1       INTM0       NMIEG       LWROD       -       RAME       MCU       8 bits         H'FF34       SCKCR       PSTOP       -       DIV       -       -       SCK2       SCK1       SCK0       Clock pulse generator       8 bits         H'FF38       MDCR       -       -       -       MDS2       MDS1       MDS0       MCU       8 bits         H'FF3C       MSTPCRH       MSTP15       MSTP13       MSTP12       MSTP11       MSTP10       MSTP9       MSTP8       Power-down       8 bits		DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVFC2	DTVEC1	DTVEC0	-	
H'FF39       SYSCR       -       INTM1       INTM0       NMIEG       LWROD       -       RAME       MCU       8 bits         H'FF34       SCKCR       PSTOP       -       DIV       -       -       SCK2       SCK1       SCK0       Clock pulse generator       8 bits         H'FF38       MDCR       -       -       -       MDS2       MDS1       MDS0       MCU       8 bits         H'FF3C       MSTPCRH       MSTP15       MSTP13       MSTP12       MSTP11       MSTP10       MSTP9       MSTP8       Power-down       8 bits									_			8 bits
H'FF3A       SCKCR       PSTOP       DIV       —       —       SCK2       SCK1       SCK0       Clock pulse generator       8 bits         H'FF3B       MDCR       —       —       —       —       MDS2       MDS1       MDS0       MCU       8 bits         H'FF3C       MSTPCRH       MSTP15       MSTP14       MSTP13       MSTP12       MSTP10       MSTP9       MSTP8       Power-down       8 bits		02101		0.02	0101	0.00	0. 2			in Qui U		0 2110
H'FF3B       MDCR       —       —       —       MDS2       MDS1       MDS0       MCU       8 bits         H'FF3C       MSTPCRH       MSTP15       MSTP14       MSTP13       MSTP12       MSTP10       MSTP9       MSTP8       Power-down       8 bits	H'FF39	SYSCR	_	_	INTM1	INTM0	NMIEG	LWROD	_	RAME	MCU	8 bits
H'FF3C MSTPCRH MSTP15 MSTP14 MSTP13 MSTP12 MSTP11 MSTP10 MSTP9 MSTP8 Power-down 8 bits	H'FF3A	SCKCR	PSTOP	_	DIV	_	_	SCK2	SCK1	SCK0	•	8 bits
mode	H'FF3B	MDCR	_	_	_	_	_	MDS2	MDS1	MDS0	MCU	8 bits
H'FF3D MSTPCRL MSTP7 MSTP6 MSTP5 MSTP4 MSTP3 MSTP2 MSTP1 MSTP0 mode	H'FF3C	MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	Power-down	8 bits
	H'FF3D	MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0	mode	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FF42	SYSCR2*	2	_	_	_	FLSHE	_	_	_	Flash memory	8 bits
H'FF44	Reserved		_	_	_	_	_		_	Reserved	_
H'FF45	PFCR1	CSS17	CSS36	PF1CS5S	PF0CS4S	SA23E	A22E	A21E	A20E	Ports	8 bits
H'FF50	PORT1	P17	P16	P15	P14	P13	P12	P11	P10	-	
H'FF51	PORT2	P27	P26	P25	P24	P23	P22	P21	P20	-	
H'FF52	PORT3	_	_	P35	P34	P33	P32	P31	P30	-	
H'FF53	PORT4	P47	P46	P45	P44	P43	P42	P41	P40	-	
H'FF59	PORTA			_		PA3	PA2	PA1	PA0	-	
H'FF5A	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	-	
H'FF5B	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	-	
H'FF5C	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	-	
H'FF5D	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	-	
H'FF5E	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	-	
H'FF5F	PORTG			_	PG4	PG3	PG2	PG1	PG0	-	
H'FF60	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	-	
H'FF61	P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	-	
H'FF62	P3DR	_	_	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR		
H'FF69	PADR	_	_	_	_	PA3DR	PA2DR	PA1DR	PA0DR		
H'FF6A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR	_	
H'FF6B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR	_	
H'FF6C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR		
H'FF6D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR		
H'FF6E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR		
H'FF6F	PGDR	_	_	_	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR		
H'FF70	PAPCR	_	_	_	_	PA3PCR	PA2PCR	PA1PCR	PA0PCR		
H'FF71	PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR		
H'FF72	PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	_	
H'FF73	PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	_	
H'FF74	PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR	_	
H'FF76	P3ODR			P35ODR	P340DR	P33ODR	P32ODR	P310DR	P30ODR	_	
H'FF77	PAODR				_	PA3ODR	PA2ODR	PA1ODR	PA0ODR		

Address	Register	D# 7	DHC	D:4 E	<b>D</b> :4 4	<b>B</b> # 2	<b>B</b> # 2	<b>D</b> :4 4	B# 0	Medule Neme	Data Bus Width
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	width
H'FF78	SMR0	C/A/	CHR/	PE	O/E	STOP/	MP/	CKS1	CKS0	SCI0,	8 bits
		GM* <sup>3</sup>	BLK* <sup>4</sup>			BCP1* <sup>5</sup>	BCP0*6			smart card	
H'FF79	BRR0									interface 0	
H'FF7A	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
H'FF7B	TDR0										
H'FF7C	SSR0	TDRE	RDRF	ORER	FER/ ERS* <sup>7</sup>	PER	TEND	MPB	MPBT	_	
H'FF7D	RDR0									_	
H'FF7E	SCMR0	_	_	—	_	SDIR	SINV	_	SMIF		
H'FF80	SMR1	C/Ā/	CHR/	PE	O/E	STOP/	MP/	CKS1	CKS0	SCI1,	8 bits
		GM* <sup>3</sup>	BLK* <sup>4</sup>			BCP1* <sup>5</sup>	BCP0*6			smart card	
H'FF81	BRR1									interface 1	
H'FF82	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_	
H'FF83	TDR1										
H'FF84	SSR1	TDRE	RDRF	ORER	FER/	PER	TEND	MPB	MPBT	_	
					ERS*7					_	
H'FF85	RDR1									_	
H'FF86	SCMR1	_	_	_	_	SDIR	SINV	_	SMIF		

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FE90	ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D converter	8 bits
H'FE91	ADDRAL	AD1	AD0	_	_	—	—	_	_		
H'FE92	ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FE93	ADDRBL	AD1	AD0	_	_	_	_	_	_	-	
H'FE94	ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FE95	ADDRCL	AD1	AD0	_	_	_	_	_	_	_	
H'FE96	ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FE97	ADDRDL	AD1	AD0	_	_	—	_	_	_		
H'FE98	ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	_	
H'FE99	ADCR	TRGS1	TRGS0	_	—	CKS1	—	—	—	-	
H'FFA4	DADR0									D/A converter	8 bits
H'FFA5	DADR1									_	
H'FFA6	DACR01	DAOE1	DAOE0	DAE	_	—	—	_	_		
H'FFAC	PFCR2	_	—	CS167E	CS25E	ASOD	—	—	—	Ports	8 bits
H'FFB0	TCR0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8-bit timer	16 bits
H'FFB1	TCR1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	channel 0, 1	
H'FFB2	TCSR0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0	_	
H'FFB3	TCSR1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	_	
H'FFB4	TCORA0									_	
H'FFB5	TCORA1									_	
H'FFB6	TCORB0										
H'FFB7	TCORB1									_	
H'FFB8	TCNT0									_	
H'FFB9	TCNT1										
H'FFBC (Read)	TCSR	OVF	WT/IT	TME			CKS2	CKS1	CKS0	WDT	16 bits
H'FFBD (Read)	TCNT									_	
H'FFBF (Read)	RSTCSR	WOVF	RSTE	_	_	_	_	_	_	_	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FFC0	TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0	TPU	16 bits
H'FFC1	TSYR	_		SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	_	
H'FFC8	FLMCR1 * <sup>8</sup>	FWE	SWE	ESU	PSU	EV	PV	E	Ρ	Flash memory	8 bits
H'FFC8	FLMCR1	FWE	SWE1	ESU1	PSU1	EV1	PV1	E1	P1	_	
H'FFC9	FLMCR2	FLER	_	_	_	_	_	—	_	_	
H'FFC9	FLMCR2	FLER	SWE2	ESU2	PSU2	EV2	PV2	E2	P2	_	
H'FFCA	EBR1*2	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0		
H'FFCB	EBR2*2	EB15*9	EB14*9	EB13*8	EB12*8	EB11	EB10	EB9	EB8	_	
H'FFD0	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU0	16 bits
H'FFD1	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0	_	
H'FFD2	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FFD3	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	-	
H'FFD4	TIER0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_	
H'FFD5	TSR0	_	_	—	TCFV	TGFD	TGFC	TGFB	TGFA	_	
H'FFD6	TCNT0										
H'FFD7										_	
H'FFD8	TGR0A									_	
H'FFD9	_									_	
H'FFDA	TGR0B									_	
H'FFDB	_									_	
H'FFDC	TGR0C										
H'FFDD											
H'FFDE	TGR0D									_	
H'FFDF											

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FFE0	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU1	16 bits
H'FFE1	TMDR1					MD3	MD2	MD1	MD0	_	
H'FFE2	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FFE4	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	-	
H'FFE5	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FFE6	TCNT1									_	
H'FFE7	_									_	
H'FFE8	TGR1A									_	
H'FFE9	-									_	
H'FFEA	TGR1B									_	
H'FFEB	_									_	
H'FFF0	TCR2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU2	16 bits
H'FFF1	TMDR2	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FFF2	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FFF4	TIER2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FFF5	TSR2	TCFD	_	TCFU	TCFV			TGFB	TGFA	_	
H'FFF6	TCNT2									_	
H'FFF7	_									_	
H'FFF8	TGR2A									_	
H'FFF9	_									_	
H'FFFA	TGR2B									_	
H'FFFB	_									_	
Notes:			-	RAM. T				when th	ne DTC	accesses this	area as

- 2. Valid only in F-ZTAT version.
- 3. Functions as  $C/\overline{A}$  for SCI use, and as GM for smart card interface use.
- 4. Functions as CHR for SCI use, and as BLK for smart card interface use.
- 5. Functions as STOP for SCI use, and as BCP1 for smart card interface use.
- 6. Functions as MP for SCI use, and as BCP0 for smart card interface use.
- 7. Functions as FER for SCI use, and as ERS for smart card interface use.
- 8. Valid in H8S/2319 F-ZTAT and H8S/2315 F-ZTAT versions.
- 9. Valid in H8S/2319 F-ZTAT version only.

# 8.2 List of Registers (By Module)

Module	Register	Abbreviation	R/W	Initial Value	Address*1
Interrupt	System control register	SYSCR	R/W	H'01	H'FF39
controller	IRQ sense control register H	ISCRH	R/W	H'00	H'FF2C
	IRQ sense control register L	ISCRL	R/W	H'00	H'FF2D
	IRQ enable register	IER	R/W	H'00	H'FF2E
	IRQ status register	ISR	R/(W)* <sup>2</sup>	H'00	H'FF2F
	Interrupt priority register A	IPRA	R/W	H'77	H'FEC4
	Interrupt priority register B	IPRB	R/W	H'77	H'FEC5
	Interrupt priority register C	IPRC	R/W	H'77	H'FEC6
	Interrupt priority register D	IPRD	R/W	H'77	H'FEC7
	Interrupt priority register E	IPRE	R/W	H'77	H'FEC8
	Interrupt priority register F	IPRF	R/W	H'77	H'FEC9
	Interrupt priority register G	IPRG	R/W	H'77	H'FECA
	Interrupt priority register H	IPRH	R/W	H'77	H'FECB
	Interrupt priority register I	IPRI	R/W	H'77	H'FECC
	Interrupt priority register J	IPRJ	R/W	H'77	H'FECD
	Interrupt priority register K	IPRK	R/W	H'77	H'FECE
DTC	DTC mode register A	MRA	*3	Undefined	* <sup>4</sup>
	DTC mode register B	MRB	* <sup>3</sup>	Undefined	* <sup>4</sup>
	DTC source address register	SAR	* <sup>3</sup>	Undefined	<u>*</u> <sup>4</sup>
	DTC destination address register	DAR	*3	Undefined	* <sup>4</sup>
	DTC transfer count register A	CRA	* <sup>3</sup>	Undefined	* <sup>4</sup>
	DTC transfer count register B	CRB	* <sup>3</sup>	Undefined	<u>*</u> <sup>4</sup>
	DTC enable register	DTCER	R/W	H'00	H'FF30 to H'FF34
	DTC vector register	DTVECR	R/W	H'00	H'FF37
	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C

Module	Register	Abbreviation	R/W	Initial Value	Address*1
Bus	Bus width control register	ABWCR	R/W	H'FF/H'00*5	H'FED0
controller	Access state control register	ASTCR	R/W	H'FF	H'FED1
	Wait control register H	WCRH	R/W	H'FF	H'FED2
	Wait control register L	WCRL	R/W	H'FF	H'FED3
	Bus control register H	BCRH	R/W	H'D0	H'FED4
	Bus control register L	BCRL	R/W	H'3C	H'FED5
8-bit	Timer control register 0	TCR0	R/W	H'00	H'FFB0
timer 0	Timer control/status register 0	TCSR0	R/(W)*7	H'00	H'FFB2
	Timer constant register A0	TCORA0	R/W	H'FF	H'FFB4
	Timer constant register B0	TCORB0	R/W	H'FF	H'FFB6
	Timer counter 0	TCNT0	R/W	H'00	H'FFB8
8-bit	Timer control register 1	TCR1	R/W	H'00	H'FFB1
timer 1	Timer control/status register 1	TCSR1	R/(W)*7	H'10	H'FFB3
	Timer constant register A1	TCORA1	R/W	H'FF	H'FFB5
	Timer constant register B1	TCORB1	R/W	H'FF	H'FFB7
	Timer counter 1	TCNT1	R/W	H'00	H'FFB9
All 8-bit timer channels	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C
WDT	Timer control/status register	TCSR	R/(W)* <sup>9</sup>	H'18	H'FFBC: Write* <sup>8</sup>
					H'FFBC: Read
	Timer counter	TCNT	R/W	H'00	H'FFBC: Write* <sup>6</sup>
					H'FFBD: Read
	Reset control/status register	RSTCSR	R/(W)* <sup>9</sup>	H'1F	H'FFBE: Write <sup>*<sup>8</sup></sup>
					H'FFBF: Read
Module	Register	Abbreviation	R/W	Initial Value	Address*1
---------------------	------------------------------	--------------	---------------------	---------------	-----------
SCI0	Serial mode register 0	SMR0	R/W	H'00	H'FF78
	Bit rate register 0	BRR0	R/W	H'FF	H'FF79
	Serial control register 0	SCR0	R/W	H'00	H'FF7A
	Transmit data register 0	TDR0	R/W	H'FF	H'FF7B
	Serial status register 0	SSR0	R/(W)*2	H'84	H'FF7C
	Receive data register 0	RDR0	R	H'00	H'FF7D
	Smart card mode register 0	SCMR0	R/W	H'F2	H'FF7E
SCI1	Serial mode register 1	SMR1	R/W	H'00	H'FF80
	Bit rate register 1	BRR1	R/W	H'FF	H'FF81
	Serial control register 1	SCR1	R/W	H'00	H'FF82
	Transmit data register 1	TDR1	R/W	H'FF	H'FF83
	Serial status register 1	SSR1	R/(W)* <sup>2</sup>	H'84	H'FF84
	Receive data register 1	RDR1	R	H'00	H'FF85
	Smart card mode register 1	SCMR1	R/W	H'F2	H'FF86
All SCI channels	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C
SMCI0	Serial mode register 0	SMR0	R/W	H'00	H'FF78
	Bit rate register 0	BRR0	R/W	H'FF	H'FF79
	Serial control register 0	SCR0	R/W	H'00	H'FF7A
	Transmit data register 0	TDR0	R/W	H'FF	H'FF7B
	Serial status register 0	SSR0	R/(W)*2	H'84	H'FF7C
	Receive data register 0	RDR0	R	H'00	H'FF7D
	Smart card mode register 0	SCMR0	R/W	H'F2	H'FF7E
SMCI1	Serial mode register 1	SMR1	R/W	H'00	H'FF80
	Bit rate register 1	BRR1	R/W	H'FF	H'FF81
	Serial control register 1	SCR1	R/W	H'00	H'FF82
	Transmit data register 1	TDR1	R/W	H'FF	H'FF83
	Serial status register 1	SSR1	R/(W)*2	H'84	H'FF84
	Receive data register 1	RDR1	R	H'00	H'FF85
	Smart card mode register 1	SCMR1	R/W	H'F2	H'FF86

Module	Register	Abbreviation	R/W	Initial Value	Address*1
All SMCI channels	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C
ADC	A/D data register AH	ADDRAH	R	H'00	H'FF90
	A/D data register AL	ADDRAL	R	H'00	H'FF91
	A/D data register BH	ADDRBH	R	H'00	H'FF92
	A/D data register BL	ADDRBL	R	H'00	H'FF93
	A/D data register CH	ADDRCH	R	H'00	H'FF94
	A/D data register CL	ADDRCL	R	H'00	H'FF95
	A/D data register DH	ADDRDH	R	H'00	H'FF96
	A/D data register DL	ADDRDL	R	H'00	H'FF97
	A/D control/status register	ADCSR	R/(W)*9	H'00	H'FF98
	A/D control register	ADCR	R/W	H'3F	H'FF99
	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C
DAC0, 1	D/A data register 0	DADR0	R/W	H'00	H'FFA4
	D/A data register 1	DADR1	R/W	H'00	H'FFA5
	D/A control register 01	DACR01	R/W	H'1F	H'FFA6
All DAC channels	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C
On-chip RAM	System control register	SYSCR	R/W	H'01	H'FF39
TPU0	Timer control register 0	TCR0	R/W	H'00	H'FFD0
	Timer mode register 0	TMDR0	R/W	H'C0	H'FFD1
	Timer I/O control register 0H	TIOR0H	R/W	H'00	H'FFD2
	Timer I/O control register 0L	TIOR0L	R/W	H'00	H'FFD3
	Timer interrupt enable register 0	TIER0	R/W	H'40	H'FFD4
	Timer status register 0	TSR0	R/(W)*2	H'C0	H'FFD5
	Timer counter 0	TCNT0	R/W	H'0000	H'FFD6
	Timer general register 0A	TGR0A	R/W	H'FFFF	H'FFD8
	Timer general register 0B	TGR0B	R/W	H'FFFF	H'FFDA
	Timer general register 0C	TGR0C	R/W	H'FFFF	H'FFDC
	Timer general register 0D	TGR0D	R/W	H'FFFF	H'FFDE
TPU1	Timer control register 1	TCR1	R/W	H'00	H'FFE0
	Timer mode register 1	TMDR1	R/W	H'C0	H'FFE1

Module	Register	Abbreviation	R/W	Initial Value	Address*1
TPU1	Timer I/O control register 1	TIOR1	R/W	H'00	H'FFE2
	Timer interrupt enable register 1	TIER1	R/W	H'40	H'FFE4
	Timer status register 1	TSR1	R/(W) *2	H'C0	H'FFE5
	Timer counter 1	TCNT1	R/W	H'0000	H'FFE6
	Timer general register 1A	TGR1A	R/W	H'FFFF	H'FFE8
	Timer general register 1B	TGR1B	R/W	H'FFFF	H'FFEA
TPU2	Timer control register 2	TCR2	R/W	H'00	H'FFF0
	Timer mode register 2	TMDR2	R/W	H'C0	H'FFF1
	Timer I/O control register 2	TIOR2	R/W	H'00	H'FFF2
	Timer interrupt enable register 2	TIER2	R/W	H'40	H'FFF4
	Timer status register 2	TSR2	R/(W) *2	H'C0	H'FFF5
	Timer counter 2	TCNT2	R/W	H'0000	H'FFF6
	Timer general register 2A	TGR2A	R/W	H'FFFF	H'FFF8
	Timer general register 2B	TGR2B	R/W	H'FFFF	H'FFFA
TPU3	Timer control register 3	TCR3	R/W	H'00	H'FE80
	Timer mode register 3	TMDR3	R/W	H'C0	H'FE81
	Timer I/O control register 3H	TIOR3H	R/W	H'00	H'FE82
	Timer I/O control register 3L	TIOR3L	R/W	H'00	H'FE83
	Timer interrupt enable register 3	TIER3	R/W	H'40	H'FE84
	Timer status register 3	TSR3	R/(W)* <sup>2</sup>	H'C0	H'FE85
	Timer counter 3	TCNT3	R/W	H'0000	H'FE86
	Timer general register 3A	TGR3A	R/W	H'FFFF	H'FE88
	Timer general register 3B	TGR3B	R/W	H'FFFF	H'FE8A
	Timer general register 3C	TGR3C	R/W	H'FFFF	H'FE8C
	Timer general register 3D	TGR3D	R/W	H'FFFF	H'FE8E
TPU4	Timer control register 4	TCR4	R/W	H'00	H'FE90
	Timer mode register 4	TMDR4	R/W	H'C0	H'FE91
	Timer I/O control register 4	TIOR4	R/W	H'00	H'FE92
	Timer interrupt enable register 4	TIER4	R/W	H'40	H'FE94
	Timer status register 4	TSR4	R/(W) *2	H'C0	H'FE95
	Timer counter 4	TCNT4	R/W	H'0000	H'FE96
	Timer general register 4A	TGR4A	R/W	H'FFFF	H'FE98
	Timer general register 4B	TGR4B	R/W	H'FFFF	H'FE9A

Module	Register	Abbreviation	R/W	Initial Value	Address*1
TPU5	Timer control register 5	TCR5	R/W	H'00	H'FEA0
	Timer mode register 5	TMDR5	R/W	H'C0	H'FEA1
	Timer I/O control register 5	TIOR5	R/W	H'00	H'FEA2
	Timer interrupt enable register 5	TIER5	R/W	H'40	H'FEA4
	Timer status register 5	TSR5	R/(W) *2	H'C0	H'FEA5
	Timer counter 5	TCNT5	R/W	H'0000	H'FEA6
	Timer general register 5A	TGR5A	R/W	H'FFFF	H'FEA8
	Timer general register 5B	TGR5B	R/W	H'FFFF	H'FEAA
All TPU	Timer start register	TSTR	R/W	H'00	H'FFC0
channels	Timer synchro register	TSYR	R/W	H'00	H'FFC1
	Module stop control register	MSTPCR	R/W	H'3FFF	H'FF3C
Flash	Flash memory control register 1	FLMCR1*14	R/W*11	H'00/H'80* <sup>12</sup>	H'FFC8* <sup>10</sup>
memory	Flash memory control register 2	FLMCR2*14	R/W*11	H'00	H'FFC9* <sup>10</sup>
	Erase block register 1	EBR1* <sup>14</sup>	R/W*11	H'00* <sup>13</sup>	H'FFCA* <sup>10</sup>
	Erase block register 2	EBR2* <sup>14</sup>	R/W*11	H'00* <sup>13</sup>	H'FFCB* <sup>10</sup>
	RAM emulation register	RAMER	R/W	H'00	H'FEDB
	System control register 2	SYSCR2*15	R/W	H'00	H'FF42
Clock pulse generator	System clock control register	SCKCR	R/W	H'00	H'FF3A
MCU	System control register	SYSCR	R/W	H'01	H'FF39
	Mode control register	MDCR	R	Undefined	H'FF3B
Power-	Standby control register	SBYCR	R/W	H'08	H'FF38
down state	Module stop control register H	MSTPCRH	R/W	H'3F	H'FF3C
	Module stop control register L	MSTPCRL	R/W	H'FF	H'FF3D
Port 1	Port 1 data direction register	P1DDR	W	H'00	H'FEB0
	Port 1 data register	P1DR	R/W	H'00	H'FF60
	Port 1 register	PORT1	R	Undefined	H'FF50
	Port function control register 1	PFCR1	R/W	H'0F	H'FF45
Port 2	Port 2 data direction register	P2DDR	W	H'00	H'FEB1
	Port 2 data register	P2DR	R/W	H'00	H'FF61
	Port 2 register	PORT2	R	Undefined	H'FF51

Module	Register	Abbreviation	R/W	Initial Value	Address*1
Port 3	Port 3 data direction register	P3DDR	W	H'00	H'FEB2
	Port 3 data register	P3DR	R/W	H'00	H'FF62
	Port 3 register	PORT3	R	Undefined	H'FF52
	Port 3 open drain control register	P3ODR	R/W	H'00	H'FF76
Port 4	Port 4 register	PORT4	R	Undefined	H'FF53
Port A	Port A data direction register	PADDR	W	H'0* <sup>16</sup>	H'FEB9
	Port A data register	PADR	R/W	H'0* <sup>16</sup>	H'FF69
	Port A register	PORTA	R	Undefined*16	H'FF59
	Port A MOS pull-up control register	PAPCR	R/W	H'0* <sup>16</sup>	H'FF70
	Port A open drain control register	PAODR	R/W	H'0* <sup>16</sup>	H'FF77
Port B	Port B data direction register	PBDDR	W	H'00	H'FEBA
	Port B data register	PBDR	R/W	H'00	H'FF6A
	Port B register	PORTB	R	Undefined	H'FF5A
	Port B MOS pull-up control register	PBPCR	R/W	H'00	H'FF71
Port C	Port C data direction register	PCDDR	W	H'00	H'FEBB
	Port C data register	PCDR	R/W	H'00	H'FF6B
	Port C register	PORTC	R	Undefined	H'FF5B
	Port C MOS pull-up control register	PCPCR	R/W	H'00	H'FF72
Port D	Port D data direction register	PDDDR	W	H'00	H'FEBC
	Port D data register	PDDR	R/W	H'00	H'FF6C
	Port D register	PORTD	R	Undefined	H'FF5C
	Port D MOS pull-up control register	PDPCR	R/W	H'00	H'FF73
Port E	Port E data direction register	PEDDR	W	H'00	H'FEBD
	Port E data register	PEDR	R/W	H'00	H'FF6D
	Port E register	PORTE	R	Undefined	H'FF5D
	Port E MOS pull-up control register	PEPCR	R/W	H'00	H'FF74
Port F	Port F data direction register	PFDDR	W	H'80/H'00*17	H'FEBE
	Port F data register	PFDR	R/W	H'00	H'FF6E
	Port F register	PORTF	R	Undefined	H'FF5E
	Port function control register 1	PFCR1	R/W	H'0F	H'FF45
	Port function control register 2	PFCR2	R/W	H'30	H'FFAC
	System control register	SYSCR	R/W	H'01	H'FF39

Module	Register	Abbreviation	R/W	Initial Value	Address*1						
Port G	Port G data direction register	PGDDR	W	H'10/H'00 * <sup>17</sup> * <sup>18</sup>	H'FEBF						
	Port G data register	PGDR	R/W	H'00* <sup>18</sup>	H'FF6F						
	Port G register	PORTG	R	Undefined*18	H'FF5F						
	Port function control register 1	PFCR1	R/W	H'0F	H'FF45						
	Port function control register 2	PFCR2	R/W	H'30	H'FFAC						
Notes: 1.	Lower 16 bits of the address.										
2.	Only 0 can be written for flag cleari	ng.									
	Registers in the DTC cannot be read or written to directly.										
4.	Located as register information in c be located in external memory space using the DTC.										
5.	Determined by the MCU operating	mode.									
6.	Bits used for pulse output cannot b	e written to.									
7.	Only 0 can be written to bits 7 to 5,	to clear the flags.									
8.	For information on writing, see sect Hardware Manual.	tion 10.2.4, Notes	on Regis	ster Access, in t	the						
9.	Only 0 can be written to bit 7, to cle	ear the flag.									
10.	Flash memory registers selection is control register 2 (SYSCR2).	s performed by me	eans of th	ne FLSHE bit in	system						
11.	In modes in which the on-chip flash writes are invalid. Writes are also d 0. (Except for H8S/2319 F-ZTAT)	•									
12.	In H8S/2318 F-ZTAT and H8S/231 the initial value is H'80. In H8S/231				e FWE pin,						
13.	In H8S/2318 F-ZTAT and H8S/231 or if a high level is input but the SW initialized to H'00.				•						
	In the H8S/2319 F-ZTAT, the EB11 not set to 1, and the EB15 to EB12 to 1.										
<ol> <li>FLMCR1, FLMCR2, EBR1, and EBR2 are 8-bit registers. Only byte access can on these registers, with the access requiring two states.</li> </ol>											
15.	The SYSCR2 register can only be version this register will return an u										
16.	Value of bits 3 to 0.										
17.	The initial value depends on the mo	ode.									
18.	Value of bits 4 to 0.										

18. Value of bits 4 to 0.

## 8.3 Functions

#### MRA-DTC Mode Register A

#### H'F800-H'FBFF

DTC



0	—	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when $Sz = 0$ ; by +2 when $Sz = 1$ )
	1	SAR is decremented after a transfer (by $-1$ when Sz = 0; by $-2$ when Sz = 1)

#### MRB—DTC Mode Register B

#### H'F800—H'FBFF



CHNE	CHNS	Description			
0		No chain transfer. (At end of DTC data transfer, DTC waits for activation)			
1	0 Chain transfer every time				
1	1	Chain transfer only when transfer counter = 0			

#### SAR—DTC Source Address Register

H'F800—H'FBFF

DTC



Specifies DTC transfer data source address





Specifies the number of DTC block data transfers

#### **TCR3**—Timer Control Register 3

H'FE80

**TPU3** 



on another channel is selected as the input clock.

#### Counter Clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation *1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture *2
	1	0	TCNT cleared by TGRD compare match/input capture *2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation *1

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

TMDR3—Timer Mode Register 3

**H'FE81** 

#### **TPU3**



for buffer operation

#### TIOR3H—Timer I/O Control Register 3H

**H'FE82** 

**TPU3** 

Bit :	7	7		6	5	4	Ļ	:	3		2	1	0	
Initial value:	10	B3	ŀ	OB2	IOB1	101	B0	10	A3		OA2	IOA1	IOA0	
'	(	)	1	0	0	0	)	(	)	1	0	0	0	
Read/Write :	R/	W	I	R/W	R/W	R/	W	R	W		R/W	R/W	R/W	
							TGR	3V I		ontr				
								0	00			0.1.1	P	
							0	0	0	0	TGR3A is outpu	· ·	disabled	<b>A</b>
									-		compare register	0 outp	output is ut	0 output at compare match
									1	0	regiotor			1 output at compare match
									_	1				Toggle output at compare match
								1	0	0			disabled	
										1		Initial c	output is ut	0 output at compare match
									1	0	-			1 output at compare match
										1		-		Toggle output at compare match
							1	0	0	0	TGR3A is input	Captur	e input is	Input capture at rising edge
										1	capture register	TIOCA3		Input capture at falling edge
														Input capture at both edges
								1	*	*		source	e input is channel t clock	Input capture at TCNT4 count-up/ count-down
														* : Don't care
	TGR					-								l
	0	0	0		TGR3B is output		utput disabled							
				1	compare register	Initial output is 0 output			) output					
			1	Ľ	register					· ·	ut at com			
				1					То	ggle	output a	t compar	e match	
		1	0	0		Output								
				1		Initial o output	utput	is 1		· ·	ut at com			
			1	0					<u> </u>	· ·		oare match compare match rising edge		
				1					<u> </u>					
	1	0	0		TGR3B is input	Capture source		ut	<u> </u>					
				1	capture	TIOCB			Input capture a		apture at	falling e	dge	
			1		register				Inp	out c	apture at	both edg	ges	
		1	*	*		Capture source i 4/count	s cha	nnel			apture at down <sup>*1</sup>	TCNT4	count-up/	
													<b>.</b>	

\* : Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000, and ø/1 is used as the TCNT4 count clock, this setting is invalid and input capture does not occur.

#### TIOR3L—Timer I/O Control Register 3L

**H'FE83** 



- Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and ø/1 is used as the TCNT4 count clock, this setting is invalid and input capture does not occur.
  - When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare does not occur.
- Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

**TIER3**—Timer Interrupt Enable Register 3

**H'FE84** 

**TPU3** 



1 A/D conversion start request generation enabled

**TSR3**—Timer Status Register 3

**H'FE85** 



Overflow Flag

	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Note: \* Can only be written with 0 for flag clearing.

**TCNT3—Timer Counter 3** 

H'FE86

**TPU3** 



#### **TCR4**—Timer Control Register 4

**H'FE90** 





0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

TMDR4—Timer Mode Register 4

H'FE91

#### **TPU4**



Mode	Э				
0	0 0 0 0 Normal operation				
			1	Reserved	
		1	0	PWM mode 1	
			1	PWM mode 2	
	1	0	0	Phase counting mode 1	
			1	Phase counting mode 2	
		1	0	Phase counting mode 3	
			1	Phase counting mode 4	
1	*	*	*	—	

\* : Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

### TIOR4—Timer I/O Control Register 4

H'FE92

TPU4

Bit :	7	6	5	4		3		2	1	0	
	IOB3	IOB2	IOB1	IOB0	10	OA3		IOA2	IOA1	IOA0	
Initial value :	0	0	0	0		0		0	0	0	
Read/Write :	R/W	R/W	R/W	R/W	_F	R/W		R/W	R/W	R/W	
				-			~				
					GR4/	4 I/O	Col	ntrol			
				0	0	0	0	TGR4A	Output	disabled	
							1	is output compare	Initial ou output	utput is 0	0 output at compare match
						1	0	register	output		1 output at compare match
							1				Toggle output at compare match
					1	0	0		Output disabled		
							1		Initial output is 1 output		0 output at compare match
						1	0				ouipui
							1				Toggle output at compare match
				1	0	0	0	TGR4A	Capture		Input capture at rising edge
							1	is input capture	source		Input capture at falling edge
						1	*	register		-	Input capture at both edges
					1	*	*			is TGR3A e match/	Input capture at generation of TGR3A compare match/input capture

TGR4B I/O Control

\* : Don't care

0	0 0	0	0	TGR4B	Output disabled				
			1	is output compare	Initial output is 0	0 output at compare match			
		1	0	register	output	1 output at compare match			
			1	]		Toggle output at compare match			
	1	0	0		Output disabled				
			1	]	Initial output is 1	0 output at compare match			
		1	0	]	output	1 output at compare match			
			1			Toggle output at compare match			
1	0	0	0	TGR4B is input capture	Capture input	Input capture at rising edge			
			1		source is TIOCB4 pin	Input capture at falling edge			
		1	*	register	-	Input capture at both edges			
	1	*	*		Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/input capture			

\* : Don't care

#### TIER4—Timer Interrupt Enable Register 4

H'FE94

**TPU4** 



0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

**TSR4**—Timer Status Register 4

**H'FE95** 





**TCNT4—Timer Counter 4** 

H'FE96



#### Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase counting mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.



#### **TCR5**—Timer Control Register 5

**H'FEA0** 



#### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

## HITACHI

**TPU5** 

TMDR5—Timer Mode Register 5

H'FEA1

#### **TPU5**



Ν	Node	•				
	0	0	0 0 0 Normal operation			
				1	Reserved	
			1	0	PWM mode 1	
				1	PWM mode 2	
		1	0	0	Phase counting mode 1	
				1	Phase counting mode 2	
			1	0	Phase counting mode 3	
				1	Phase counting mode 4	
	1	*	*	*	—	

\* : Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

#### TIOR5—Timer I/O Control Register 5

H'FEA2

Bit :	7	6	5	4	3		2	1	0	
	IOB3	IOB2	IOB1	IOB0	IOA	.3	IOA2	IOA1	IOA0	
Initial value :	0	0	0	0	0		0	0	0	
Read/Write :	R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W	
				TGR	5A I/O	Conti	ol			
				0	0 0	0			disabled	
						1	is output compare	Initial ou	utput is 0	0 output at compare match
					1	0	register	output		1 output at compare match
						1				Toggle output at compare match
					1 0	0		Output	disabled	
						1			utput is 1	0 output at compare match
					1	0		output		1 output at compare match
						1				Toggle output at compare match
				1	* 0	0	TGR5A	Capture		Input capture at rising edge
						1	is input capture	pin	is TIOCA5	Input capture at falling edge
					1	*	register			Input capture at both edges

\* : Don't care

**TPU5** 

#### TGR5B I/O Control

0	0	0	0	TGR5B	Output disabled					
			1	is output compare	Initial output is 0 output	0 output at compare match				
		1	0	register	ouipui	1 output at compare match				
			1			Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 1	0 output at compare match				
		1	0		output	1 output at compare match				
			1			Toggle output at compare match				
1	*	0	0	TGR5B	Capture input	Input capture at rising edge				
			1	is input capture	source is TIOCB5 pin	Input capture at falling edge				
		1	*	register		Input capture at both edges				

**HITACHI** 

\* : Don't care

#### TIER5—Timer Interrupt Enable Register 5







A/D Conversion S	tart Request Enable
------------------	---------------------

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

**TSR5**—Timer Status Register 5

H'FEA5



Note: \* Can only be written with 0 for flag clearing.

**TCNT5—Timer Counter 5** 

H'FEA6



Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase counting mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.



#### P2DDR—Port 2 Data Direction Register

7

:

Bit

					0		•	<u> </u>				
	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR				
Initial value :	0	0	0	0	0	0	0	0				
Read/Write :	W	W	W	W	W	W	W	W				
Specify input or output for individual port 2 pins												
P3DDR—Port 3 Data Direction Register H'FEB2 Port 3												
P3DDR—Port 3	P3DDR—Port 3 Data Direction Register H'FEB2											
Bit :	7	6	5	4	3	2	1	0				
	—	—	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR				
Initial value :	Jndefined	Undefined	0	0	0	0	0	0				
Read/Write :	—	—	W	W	W	W	W	W				
			Spe	ecify input	or output	for individu	ual port 3 p	oins				

4

PADDR—Port A Data Direction Register	
I ADDR—I OIT A Data Direction Register	

Bit	:	7	6	5	4	3	2	1	0
			—	_	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR
Initial value	:	Undefined	Undefined	Undefined	Undefined	0	0	0	0
Read/Write	:	_	_	_	_	W	W	W	W
		Undefined	Undefined	Undefined		0	0	0	0

H'FEB9

Specify input or output for individual port A pins

5

6

Port 2

0

H'FEB1

3

2

1

3

Port A

337

### PBDDR—Port B Data Direction Register

Bit	:	7	6	5	4	3	2	1	0
		PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR
Initial value	:	0	0	0	0	0	0	0	0
Read/Write	:	W	W	W	W	W	W	W	W

#### Specify input or output for individual port B pins

H'FEBB

H'FEBA

PCDDR—Port	C Data Direction	Register
------------	------------------	----------

Bit	:	7	6	5	4	3	2	1	0
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
Initial value	:	0	0	0	0	0	0	0	0
Read/Write		W	W	W	W	W	W	W	W

Specify input or output for individual port C pins

H'FEBC



Bit	:	7	6	5	4	3	2	1	0
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
Initial val	ue :	0	0	0	0	0	0	0	0
Read/Wr	ite :	W	W	W	W	W	W	W	W
			•						

Specify input or output for individual port D pins

**H'FEBD** 

#### PEDDR—Port E Data Direction Register

Bit	:	7	6	5	4	3	2	1	0
		PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
Initial valu	e :	0	0	0	0	0	0	0	0
Read/Writ	e :	W	W	W	W	W	W	W	W

Specify input or output for individual port E pins

Port B

Port C

Port D

Port E

#### **PFDDR—Port F Data Direction Register**

**H'FEBE** 

Bit	:	7	6	5	4	3	2	1	0
		PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
Modes 4 to 6 <sup>*</sup>	¢								<b>/</b>
Initial value	:	1	0	0	0	0	0	0	0
Read/Write	:	W	W	W	W	W	W	W	W
Mode 7*									
Initial value	:	0	0	0	0	0	0	0	0
Read/Write	:	W	W	W	W	W	W	W	W
									_

Specify input or output for individual port F pins

Note: \* Modes 6 and 7 cannot be used in the ROMless version.

PGDDR—Port G Data Direction Register				gister	H'	FEBF	Port G		
Bit	:	7	6	5	4	3	2	1	0
			—	_	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR
Modes 4 and	d 5								
Initial value	:	Undefined	Undefined	Undefined	1	0	0	0	0
Read/Write	:	_	_	_	W	W	W	W	W
Modes 6 and	d 7*								
Initial value	:	Undefined	Undefined	Undefined	0	0	0	0	0
Read/Write	:	_	_	_	W	W	W	W	W

Specify input or output for individual port G pins

Note: \* Modes 6 and 7 cannot be used in the ROMless version.

IPRA — Interrupt Priority Register A	H'FEC4	Interrupt Controller
IPRB — Interrupt Priority Register B	H'FEC5	Interrupt Controller
IPRC — Interrupt Priority Register C	H'FEC6	Interrupt Controller
IPRD — Interrupt Priority Register D	H'FEC7	Interrupt Controller
IPRE — Interrupt Priority Register E	H'FEC8	Interrupt Controller
IPRF — Interrupt Priority Register F	H'FEC9	Interrupt Controller
IPRG — Interrupt Priority Register G	H'FECA	Interrupt Controller
IPRH — Interrupt Priority Register H	H'FECB	Interrupt Controller
IPRI — Interrupt Priority Register I	H'FECC	Interrupt Controller
IPRJ — Interrupt Priority Register J	H'FECD	Interrupt Controller
IPRK — Interrupt Priority Register K	<b>H'FECE</b>	Interrupt Controller

Bit :	7	6	5	4	3	2	1	0
	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0
Initial value :	0	1	1	1	0	1	1	1
Read/Write :		R/W	R/W	R/W	—	R/W	R/W	R/W

Set priority (levels 7 to 0) for interrupt sources

Correspondence between Interrupt Sources and IPR Settings

Pogistor	Bits							
Register	6 to 4	2 to 0						
IPRA	IRQ0	IRQ1						
IPRB	IRQ2	IRQ4						
	IRQ3	IRQ5						
IPRC	IRQ6	DTC						
	IRQ7							
IPRD	WDT	*						
IPRE	*	A/D converter						
IPRF	TPU channel 0	TPU channel 1						
IPRG	TPU channel 2	TPU channel 3						
IPRH	TPU channel 4	TPU channel 5						
IPRI	8-bit timer channel 0	8-bit timer channel 1						
IPRJ	*	SCI channel 0						
IPRK	SCI channel 1	*						

Note: \* Reserved bits.

ABWCR—Bus Width Control Register

H'FED0

**Bus Controller** 

Bit	:	7	6	5	4	3	2	1	0
		ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 5 to 7	7*								
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							
Mode 4									
Initial value	:	0	0	0	0	0	0	0	0
Read/Write	:	R/W							

Area 7 to 0 Bus Width Control

0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access

Note: \* Modes 6 and 7 cannot be used in the ROMless version.

(n = 7 to 0)

ASTCR—Access State Control Register				H'FED1			<b>Bus Controller</b>		
Bit :	7	6	5	4	3	2	1	0	
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
Initial value :	1	1	1	1	1	1	1	1	
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Area 7 to 0 Access State Control

0	Area n is designated for 2-state access
	Wait state insertion in area n external space is disabled
1	Area n is designated for 3-state access
	Wait state insertion in area n external space is enabled

(n = 7 to 0)

WCRH—Wait Control Register H

H'FED2

**Bus Controller** 



Area 7 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

WCRL—Wait Control Register L

H'FED3

**Bus Controller** 



Area 3 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

#### **BCRH—Bus Control Register H**

H'FED4



0	Idle cycle not inserted in case of successive external read cycles in different areas
1	Idle cycle inserted in case of successive external read cycles in different areas
**BCRL—Bus Control Register L** 

H'FED5



0	External bus release disabled
1	External bus release enabled

### **RAMER—RAM Emulation Register**

# H'FEDB Flash Memory (Valid only in F-ZTAT version)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	_	RAMS	RAM2	RAM1	RAM0
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	_	_	_	—	R/W	R/W	R/W	R/W

#### RAM Select, Flash Memory Area Select -

RAMS	RAM2	RAM1	RAM0	RAM Area	Block Name		
0	*	*	*	H'FFDC00 to H'FFEBFF	RAM area, 4 kbytes		
1	0	0	0	H'000000 to H'000FFF	EB0 (4 kbytes)		
			1	H'001000 to H'001FFF	EB1 (4 kbytes)		
		1	0	H'002000 to H'002FFF	EB2 (4 kbytes)		
			1	H'003000 to H'003FFF	EB3 (4 kbytes)		
	1	0	0	H'004000 to H'004FFF	EB4 (4 kbytes)		
			1	H'005000 to H'005FFF	EB5 (4 kbytes)		
		1	0	H'006000 to H'006FFF	EB6 (4 kbytes)		
			1	H'007000 to H'007FFF	EB7 (4 kbytes)		

\*: Don't care

ISCRH — IRQ Sense Control Register H ISCRL — IRQ Sense Control Register I					'FF2C 'FF2D		-	t Controller t Controller
ISCRH								
Bit :	15	14	13	12	11	10	9	8
	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ISCRL			IRQ7	to IRQ4 S	ense Cont	trol A, B		
Bit :	7	6	5	4	3	2	1	0
		IRQ3SCA	IRQ2SCB			IRQ1SCA		
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IRQ3 to IRQ0 Sense Control A, B								
	IRQnSCB	IRQnS	CA	Interro	upt Reque	st Generat	tion	
	0	0	ĪRQ	n input lov	v level			
		1	Falli	ng edge o	f IRQn inp	ut		
	1	0	Risi	ng edge of	f IRQn inp	ut		

1

(n = 7 to 0)

Both falling and rising edges of  $\overline{\text{IRQn}}$  input

### IER—IRQ Enable Register

H'FF2E

**Interrupt Controller** 

Bit :	7	6	5	4	3	2	1	0
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				IRQn	Enable			
				0	IRQn inter	rupt disabl	ed	
				1	IRQn inter	rupt enable	ed	
				1		(n = 7	to 0)	

### ISR—IRQ Status Register

H'FF2F

Bit :	7	6	5	4	3	2	1	0
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/(W)*							

# Indicate the status of IRQ7 to IRQ0 interrupt requests

Bit n IRQnF	Description	
0	[Clearing conditions]	(Initial value)
	<ul> <li>When 0 is written to IRQnF after reading IRQnF = 1</li> </ul>	
	<ul> <li>When interrupt exception handling is executed while low-leve (IRQnSCB = IRQnSCA = 0) and IRQn input is high</li> </ul>	el detection is set
	<ul> <li>When IRQn interrupt exception handling is executed while fa edge detection is set (IRQnSCB = 1 or IRQnSCA = 1)</li> </ul>	Illing, rising, or both-
	<ul> <li>When the DTC is activated by an IRQn interrupt and the DIS MRB register is 0</li> </ul>	EL bit in the DTC's
1	[Setting conditions]	
	<ul> <li>When IRQn input goes low while low-level detection is set (II IRQnSCA = 0)</li> </ul>	RQnSCB =
	<ul> <li>When a falling edge occurs in IRQn input while falling edge of (IRQnSCB = 0, IRQnSCA = 1)</li> </ul>	detection is set
	<ul> <li>When a rising edge occurs in IRQn input while rising edge de (IRQnSCB = 1, IRQnSCA = 0)</li> </ul>	etection is set
	<ul> <li>When a falling or rising edge occurs in IRQn input while both set (IRQnSCB = IRQnSCA = 1)</li> </ul>	edge detection is

(n = 7 to 0)

Note: \* Can only be written with 0 for flag clearing.

1	ď	Г	(	1
		L	ľ	

7	6	5	4	3	2	1	0
DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0 0	0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0

#### **DTC** Activation Enable

0	<ul><li>DTC activation by this interrupt is disabled</li><li>[Clearing conditions]</li><li>When the DISEL bit is 1 and data transfer has ended</li><li>When the specified number of transfers have ended</li></ul>
1	DTC activation by this interrupt is enabled [Holding condition] When the DISEL bit is 0 and the specified number of transfers have not ended

### **Correspondence between Interrupt Sources and DTCER**

	Bits							
Register	7	6	5	4	3	2	1	0
DTCERA	IRQ0	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	IRQ6	IRQ7
DTCERB		ADI	TGI0A	TGI0B	TGI0C	TGI0D	TGI1A	TGI1B
DTCERC	TGI2A	TGI2B	TGI3A	TGI3B	TGI3C	TGI3D	TGI4A	TGI4B
DTCERD			TGI5A	TGI5B	CMIA0	CMIB0	CMIA1	CMIB1
DTCERE					RXI0	TXI0	RXI1	TXI1

Note: For DTCE bit setting, read/write operations must be performed using bit-manipulation instructions such as BSET and BCLR. For the initial setting only, however, when multiple activation sources are set at one time, it is possible to disable interrupts and write after executing a dummy read on the relevant register.

# DTVECR—DTC Vector Register

H'FF37

D'	<b>Г</b> /	7
υ	1 (	$\sim$

Bit :	7	6	5	4	3	2	1	0			
	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0			
Initial value :	0	0	0	0	0	0	0	0			
Read/Write :	R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*			
	Sets vector number for DTC software activation DTC Software Activation Enable										
	[Cle • V n • V	<ul> <li>DTC software activation is disabled</li> <li>[Clearing conditions]</li> <li>When the DISEL bit is 0 and the specified number of transfers have not ended</li> <li>When 0 is written to the SWDTE bit after a software activated data transfer end interrupt (SWDTEND) has been requested of the CPU</li> </ul>									
	(Hc • V • V	<ul> <li>DTC software activation is enabled</li> <li>[Holding conditions]</li> <li>When the DISEL bit is 1 and data transfer has ended</li> <li>When the specified number of transfers have ended</li> <li>During data transfer due to software activation</li> </ul>									

Note: \* Bits DTVEC6 to DTVEC0 can be written to when SWDTE = 0.

#### SBYCR—Standby Control Register

**H'FF38** 



Software Standby

0	Transition to sleep mode after execution of SLEEP instruction
1	Transition to software standby mode after execution of SLEEP instruction

SYSCR—System Control Register

**H'FF39** 



Reserved

Only 0 should be written to this bit

# SCKCR—System Clock Control Register

H'FF3A

Bit :	7	6		5	4	3	2	1	0		
	PSTOP	-		VIC	_	_	SCK2	SCK1	SCK0		
Initial value:	0	0		0	0	0	0	0	0		
Read/Write :	R/W	R/W	F	R/W	_	_	R/W	R/W	R/W		
		Reserv Only 0 written	R S ed should								
	System Clock Select										
					DIV = 0				DIV = 1		
		0 0	0	Bus	Bus master is in high-speed mode				Bus master is in high-speed mode		
			1	Med	ium-spee	d clock is	ø/2	Clock su	pplied to entire chip is ø/2		
		1	0	Med	ium-spee	d clock is	ø/4	Clock su	pplied to entire chip is ø/4		
			1	Med	ium-spee	d clock is	ø/8	Clock su	pplied to entire chip is ø/8		
		1 C	0	Med	ium-spee	d clock is	ø/16	—			
			1	Med	ium-spee	d clock is	ø/32	—			
		1	_	—				—			
				1							

#### ø Clock Output Control

PSTOP	Normal Operation	Sleep Mode	Software Standby Mode	Hardware Standby Mode	
0	ø output	ø output	Fixed high	High impedance	
1	Fixed high	Fixed high	Fixed high	High impedance	

MDCR—Mode Control Register

H'FF3B



Current mode pin operating mode

Note: \* Determined by pins MD2 to MD0

# MSTPCRH — Module Stop Control Register HH'FF3CPower-Down StateMSTPCRL — Module Stop Control Register LH'FF3DPower-Down State



#### Specifies module stop mode

0	Module stop mode cleared
1	Module stop mode set

MSTP Bits and On-Chip Supporting Modules

Register	Bits	Module
MSTPCRH	MSTP15	_
	MSTP14	DTC
	MSTP13	TPU
	MSTP12	8-bit timer
	MSTP11	—
	MSTP10	D/A
	MSTP9	A/D
	MSTP8	—
MSTPCRL	MSTP7	—
	MSTP6	SCI1
	MSTP5	SCI0
	MSTP4	—
	MSTP3	—
	MSTP2	—
	MSTP1	—
	MSTP0	—

#### SYSCR2—System Control Register 2

Flash Memory (Valid only in F-ZTAT version))



## **Reserved Register**

#### **H'FF44**



Only 0 should be written to these bits

#### **PFCR1—Port Function Control Register 1**

**H'FF45** 



1

Notes: 1. Valid in modes 4 to 6.

2. Clear PG3DDR to 0 before changing the CSS17 bit setting.

3. Clear PG1DDR to 0 before changing the CSS36 bit setting.

#### PORT1—Port 1 Register

**H'FF50** 



Note: \* Determined by the state of pins P17 to P10.



Note: \* Determined by the state of pins P27 to P20.

PORT3—Port 3 Register

Bit :	7	6	5	4	3	2	1	0
	—	—	P35	P34	P33	P32	P31	P30
Initial value :	Undefined	Undefined	*	*	*	*	*	*
Read/Write :	_	_	R	R	R	R	R	R

State of port 3 pins

Note: \* Determined by the state of pins P35 to P30.

Port 3

H'FF52

PORT4—Port 4 Register

**PORTB**—Port B Register

Bit ÷ 7 6 5 4 3 2 1 P47 P46 P45 P44 P43 P42 P41 \_\_\_\* \_\_\_\* Initial value : \_\_\_\* \_\_\* \_\_\* \_\_\* \_\_\_\* Read/Write : R R R R R R R

State of port 4 pins

**H'FF53** 

Note: \* Determined by the state of pins P47 to P40.

Port A **PORTA**—Port A Register **H'FF59** Bit : 7 6 5 4 3 2 1 0 \_\_\_\_ PA3 PA2 PA1 PA0 Initial value : Undefined Undefined Undefined Undefined \_\_\* \_\_\* \_\_\* \_\_\* Read/Write : R R R R State of port A pins Note: \* Determined by the state of pins PA3 to PA0.

Bit : 7 6 5 4 3 2 1 0 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 Initial value : \_\_\_\* \_\_\_\* \_\_\_\* \_\_\_\* \_\_\_\* \_\_\_\* \_\_\_\* \_\_\_\* Read/Write : R R R R R R R R State of port B pins

Note: \* Determined by the state of pins PB7 to PB0.

# HITACHI

0

P40

\_\_\*

R



Port B

**PORTC**—Port C Register

H'FF5B



Note: \* Determined by the state of pins PD7 to PD0.



Note: \* Determined by the state of pins PE7 to PE0.

#### **PORTF**—Port F Register

:

7

6

5

Bit



State of port G pins

Note: \* Determined by the state of pins PG4 to PG0.

P1DR—Port 1 Data Register				H'FF60					rt 1
Bit :	7	6	5	4	3	2	1	0	
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	
Initial value :	0	0	0	0	0	0	0	0	
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Stores output data for port 1 pins (P17 to P10)

**H'FF61** 

P2DR—Port 2 Data Register

Bit	:	7	6	5	4	3	2	1	0
		P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
Initial valu	ie :	0	0	0	0	0	0	0	0
Read/Wri	te :	R/W							

Stores output data for port 2 pins (P27 to P20)

# H'FF5E

3

2

1

4

# HITACHI

Port 2

0

362

# P3DR—Port 3 Data Register

Bit :	7	6	5	4	3	2	1	0			
	_	—	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR			
Initial value :	Undefined	Undefined	0	0	0	0	0	0			
Read/Write :	—		R/W	R/W	R/W	R/W	R/W	R/W			
Stores output data for port 3 pins (P35 to P30)											
PADR—Port A	Data Reg	gister		Н	['FF69			Port A			
Bit :	7	6	5	4	3	2	1	0			
		_	—	_	PA3DR	PA2DR	PA1DR	PA0DR			
Initial value :	Undefined	Undefined	Undefined	Undefined	0	0	0	0			
Read/Write :	—	—	—	—	R/W	R/W	R/W	R/W			
					_						
							out data fo (PA3 to P				
					F		(	,			
PBDR—Port B	Data Reg	gister		Н	I'FF6A			Port B			
Bit :	7	6	5	4	3	2	1	0			
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR			
Initial value :	0	0	0	0	0	0	0	0			
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
		01			 						
		Stor	es output	data for p	ort B pins	(PB7 to P	5U)				
PCDR—Port C	Data Reg	gister		Н	I'FF6B			Port C			

ы		0	0	•	0	<u> </u>	I	0
	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		_						

**HITACHI** 

Stores output data for port C pins (PC7 to PC0)

Bit	:	7	6	5	4	3	2	1	0
		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
Initial value	:	0	0	0	0	0	0	0	0
Read/Write	:	R/W							

Stores output data for port D pins (PD7 to PD0)

H'FF6C

PEDR—Port E	H'FF6D					Port		
Bit :	7	6	5	4	3	2	1	0
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
Initial value :	0	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port E pins (PE7 to PE0)

PFDR—P	Data Reg	ister	H'FF6E					Port F		
Bit	:	7	6	5	4	3	2	1	0	_
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	
Initial val	ue :	0	0	0	0	0	0	0	0	
Read/Wr	rite :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
						 . <b>.</b>		-		

Stores output data for port F pins (PF7 to PF0)

#### Port E

**PGDR**—Port G Data Register

Bit : 5 4 3 2 1 0 7 6 PG4DR PG3DR PG2DR PG1DR PG0DR Initial value : Undefined Undefined Undefined 0 0 0 0 0 Read/Write : R/W R/W R/W R/W R/W

Stores output data for port G pins (PG4 to PG0)

PAPCR—Port A MOS Pull-Up Control Register **H'FF70** 

Bit 3 7 6 5 4 2 1 0 PA3PCR PA2PCR PA1PCR PA0PCR Initial value : 0 0 0 0 Undefined Undefined Undefined Read/Write : R/W R/W R/W R/W Controls the MOS input pull-up function

incorporated into port A on a bit-by-bit basis

#### PBPCR—Port B MOS Pull-Up Control Register

Bit PB7PCR PB6PCR PB5PCR PB4PCR PB3PCR PB2PCR PB1PCR PB0PCR Initial value : 0 0 0 0 0 0 0 0 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Controls the MOS input pull-up function incorporated into port B on a bit-by-bit basis

#### H'FF6F

**H'FF71** 2 3 7 6 5 4



Port A

Port B

## PCPCR—Port C MOS Pull-Up Control Register H'FF72

Bit	:	7	6	5	4	3	2	1	0
		PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR
Initial valu	e :	0	0	0	0	0	0	0	0
Read/Writ	e :	R/W							

Controls the MOS input pull-up function incorporated into port C on a bit-by-bit basis

#### PDPCR—Port D MOS Pull-Up Control Register H'FF73

Bit :	7	6	5	4	3	2	1	0
	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W							

Controls the MOS input pull-up function incorporated into port D on a bit-by-bit basis

## PEPCR—Port E MOS Pull-Up Control Register H'FF74

Port E

Bit :	7	6	5	4	3	2	1	0
	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W							

Controls the MOS input pull-up function incorporated into port E on a bit-by-bit basis

Port D

Bit	:	7	6	5	4	3	2	1	0
		—	—	P35ODR	P340DR	P33ODR	P32ODR	P31ODR	P30ODR
Initial value	e :	Undefined	Undefined	0	0	0	0	0	0
Read/Write	e :	—	_	R/W	R/W	R/W	R/W	R/W	R/W

Controls the PMOS on/off status for each port 3 pin (P35 to P30)

#### PAODR—Port A Open Drain Control Register H'FF77

Bit 0 : 7 6 5 4 3 2 1 PA3ODR PA2ODR PA1ODR PA0ODR Initial value : 0 0 0 0 Undefined Undefined Undefined Read/Write : R/W R/W R/W R/W Controls the PMOS on/off status

for each port A pin (PA3 to PA0)

Port A

#### SMR0—Serial Mode Register 0

**H'FF78** 



0	Asynchronous mode
1	Synchronous mode

SMR0—Serial Mode Register 0

**H'FF78** 



• Fixed high/low-level control possible (set in SCR) in addition to clock output on/off control

Note: etu (Elementary Time Unit): Interval for transfer of one bit

BRR0—Bit Rate Register 0



Note: For details, see section 11.2.8, Bit Rate Register (BRR), in the Hardware Manual.

SCR0—Serial Control Register 0

#### H'FF7A

SCI0



1 Transmit-data-empty interrupt (TXI) request enabled

- Notes: 1. Outputs a clock of the same frequency as the bit rate.
  - 2. Inputs a clock with a frequency 16 times the bit rate.
  - 3. TEI clearing can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or by clearing the TEIE bit to 0.
  - 4. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
  - 5. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
  - Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.
     SMR setting must be performed to decide the receive format before setting the RE bit to 1.
  - 7. The TDRE flag in SSR is fixed at 1.
  - In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
     SMR setting must be performed to decide the transmit format before setting the TE bit to 1.
  - 9. RXI and ERI interrupt requests can be cleared by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or by clearing the RIE bit to 0.
  - 10. TXI interrupt requests can be cleared by reading 1 from the TDRE flag, then clearing it to 0, or by clearing the TIE bit to 0.

SCR0—Serial Control Register 0

H'FF7A



- Notes: 1. TEI clearing can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or by clearing the TEIE bit to 0.
  - 2. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
  - 3. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
  - Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.
     SMR setting must be performed to decide the receive format before setting the RE bit to 1.
  - 5. The TDRE flag in SSR is fixed at 1.
  - In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
     SMR setting must be performed to decide the transmit format before setting the TE bit to 1.
  - 7. RXI and ERI interrupt requests can be cleared by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or by clearing the RIE bit to 0.
  - 8. TXI interrupt requests can be cleared by reading 1 from the TDRE flag, then clearing it to 0, or by clearing the TIE bit to 0.

#### TDR0—Transmit Data Register 0

#### H'FF7B SCI0, Smart Card Interface 0



Stores data for serial transmission

#### SSR0—Serial Status Register 0

#### H'FF7C



0	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writes data to TDR
1	[Setting conditions] • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR

- Notes: 1. Can only be written with 0 for flag clearing.
  - 2. Retains its previous state when the RE bit in SCR is cleared to 0 with a multiprocessor format.
  - 3. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Serial reception cannot be continued while the PER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - 5. The FER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - 6. In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Serial reception cannot be continued while the FER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - 7. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - The receive data prior to the overrun error is retained in RDR, and data received subsequently is lost. Serial reception cannot be continued while the ORER flag is set to
     In synchronous mode, serial transmission is also disabled.
  - RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.

#### SSR0—Serial Status Register 0

H'FF7C



- 1 [Setting conditions]
  - When the TE bit in SCR is 0
  - When data is transferred from TDR to TSR and data can be written to TDR

- Notes: 1. Can only be written with 0 for flag clearing.
  - 2. Retains its previous state when the RE bit in SCR is cleared to 0 with a multiprocessor format.
  - 3. etu (Elementary Time Unit): Interval for transfer of one bit
  - 4. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Serial reception cannot be continued while the PER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - 6. Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its prior state.
  - 7. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - The receive data prior to the overrun error is retained in RDR, and data received subsequently is lost. Serial reception cannot be continued while the ORER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.

**RDR0**—Receive Data Register 0



Stores received serial data

#### SCMR0—Smart Card Mode Register 0

H'FF7E SCI0, Smart Card Interface 0



#### Smart Card Data Direction

0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

#### SMR1—Serial Mode Register 1

#### **H'FF80**



0	Asynchronous mode
1	Synchronous mode

#### SMR1—Serial Mode Register 1

**H'FF80** 



· Fixed high/low-level control possible (set in SCR) in addition to clock output on/off control

Note: etu (Elementary Time Unit): Interval for transfer of one bit
BRR1—Bit Rate Register 1



Sets the serial transfer bit rate

Note: For details, see section 11.2.8, Bit Rate Register (BRR), in the Hardware Manual.

SCR1—Serial Control Register 1

#### **H'FF82**

SCI1



- Notes: 1. Outputs a clock of the same frequency as the bit rate.
  - 2. Inputs a clock with a frequency 16 times the bit rate.
  - 3. TEI clearing can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or by clearing the TEIE bit to 0.
  - 4. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
  - 5. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
  - Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.
     SMR setting must be performed to decide the receive format before setting the RE bit to 1.
  - 7. The TDRE flag in SSR is fixed at 1.
  - In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
     SMR setting must be performed to decide the transmit format before setting the TE bit to 1.
  - 9. RXI and ERI interrupt requests can be cleared by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or by clearing the RIE bit to 0.
  - 10. TXI interrupt requests can be cleared by reading 1 from the TDRE flag, then clearing it to 0, or by clearing the TIE bit to 0.

SCR1—Serial Control Register 1

**H'FF82** 



- Notes: 1. TEI clearing can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or by clearing the TEIE bit to 0.
  - 2. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
  - 3. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
  - Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.
     SMR setting must be performed to decide the receive format before setting the RE bit to 1.
  - 5. The TDRE flag in SSR is fixed at 1.
  - In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
     SMR setting must be performed to decide the transmit format before setting the TE bit to 1.
  - 7. RXI and ERI interrupt requests can be cleared by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or by clearing the RIE bit to 0.
  - 8. TXI interrupt requests can be cleared by reading 1 from the TDRE flag, then clearing it to 0, or by clearing the TIE bit to 0.

#### TDR1—Transmit Data Register 1

#### H'FF83 SCI1, Smart Card Interface 1



Stores data for serial transmission

#### SSR1—Serial Status Register 1

#### **H'FF84**



0	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writes data to TDR
1	[Setting conditions] • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR

- Notes: 1. Can only be written with 0 for flag clearing.
  - 2. Retains its previous state when the RE bit in SCR is cleared to 0 with a multiprocessor format.
  - 3. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Serial reception cannot be continued while the PER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - 5. The FER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Serial reception cannot be continued while the FER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - 7. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - The receive data prior to the overrun error is retained in RDR, and data received subsequently is lost. Serial reception cannot be continued while the ORER flag is set to
     In synchronous mode, serial transmission is also disabled.
  - RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.

#### SSR1—Serial Status Register 1

H'FF84



- Notes: 1. Can only be written with 0 for flag clearing.
  - 2. Retains its previous state when the RE bit in SCR is cleared to 0 with a multiprocessor format.
  - 3. etu (Elementary Time Unit): Interval for transfer of one bit
  - 4. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Serial reception cannot be continued while the PER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - 6. Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its prior state.
  - 7. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
  - The receive data prior to the overrun error is retained in RDR, and data received subsequently is lost. Serial reception cannot be continued while the ORER flag is set to 1. In synchronous mode, serial transmission is also disabled.
  - RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.

**RDR1**—Receive Data Register 1



Stores received serial data

#### SCMR1—Smart Card Mode Register 1

H'FF86 SCI1, Smart Card Interface 1



#### Smart Card Data Direction

0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

ADDRAL — ADDRBH — ADDRBL — ADDRCH — ADDRCL —	A/D Data Register AH A/D Data Register AL A/D Data Register BH A/D Data Register BL A/D Data Register CH A/D Data Register CL A/D Data Register DH	H'FF90 H'FF91 H'FF92 H'FF93 H'FF94 H'FF95 H'FF96	A/D Converter A/D Converter A/D Converter A/D Converter A/D Converter A/D Converter A/D Converter
	A/D Data Register DH A/D Data Register DL	H'FF96 H'FF97	A/D Converter A/D Converter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	_	_	
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Stores the results of A/D conversion

Analog Inp	out Channel	A/D Data Pagiatar
Group 0	Group 1	A/D Data Register
AN0	AN4	ADDRA
AN1	AN5	ADDRB
AN2	AN6	ADDRC
AN3	AN7	ADDRD

#### ADCSR—A/D Control/Status Register

**H'FF98** 



Note: \* Can only be written with 0 for flag clearing.

#### ADCR—A/D Control Register

H'FF99

#### **A/D** Converter



TRGS1	TRGS1	Description
0	0	A/D conversion start by external trigger is disabled
	1	A/D conversion start by external trigger (TPU) is enabled
1	0	A/D conversion start by external trigger (8-bit timer) is enabled
	1	A/D conversion start by external trigger pin ( $\overline{\text{ADTRG}}$ ) is enabled

#### DADR0—D/A Data Register 0 DADR1—D/A Data Register 1

H'FFA4 H'FFA5

#### D/A Converter D/A Converter



Stores data for D/A conversion

## DACR01—D/A Control Register 01

H'FFA6

Bit :	7	6	5	4	3	2	1	0
	DAOE1	DAOE0	DAE	_	—	—	—	_
Initial value :	0	0	0	1	1	1	1	1
Read/Write :	R/W	R/W	R/W		_	_		_
		D/A Ou	tput Enabl	le 0				
		0 A	Analog out	put DA0 is	s disabled			
				D/A conve put DA0 is		nabled		

#### D/A Output Enable 1

0	Analog output DA1 is disabled
1	Channel 1 D/A conversion is enabled Analog output DA1 is enabled

\_\_\_\_

#### D/A Conversion Control

DAOE1	DAOE0	DAE	Description
0	0	*	Channel 0 and 1 D/A conversion disabled
	1	0	Channel 0 D/A conversion enabled
			Channel 1 D/A conversion disabled
		1	Channel 0 and 1 D/A conversion enabled
1	0	0	Channel 0 D/A conversion disabled
			Channel 1 D/A conversion enabled
		1	Channel 0 and 1 D/A conversion enabled
	1	*	Channel 0 and 1 D/A conversion enabled

\* : Don't care

#### PFCR2—Port Function Control Register 2

H'FFAC





- 1  $\overline{\text{CS1}}$ ,  $\overline{\text{CS6}}$ , and  $\overline{\text{CS7}}$  output enabled
- Notes: 1. This bit is valid in modes 4 to 6.
  - 2. Clear the DDR bits to 0 before changing the CS25E setting.
  - 3. Clear the DDR bits to 0 before changing the CS167E setting.

## TCR0—Time Control Register 0 TCR1—Time Control Register 1

H'FFB0 H'FFB1 8-Bit Timer Channel 0 8-Bit Timer Channel 1

Bit	:	7	6	5	5	4		3	2		1	0	_
		CMIEB	CMIEA	ov	IE (	CCLR	1 C	CLR0	CKS	2	CKS1	CKS0	
Initial value	:	0	0	C	)	0		0	0		0	0	-
Read/Write	:	R/W	R/W	R/	W	R/W		R/W	R/W		R/W	R/W	
									Clo	ck S	elect		
									0	0	0	Clock inp	ut disabled
											1	Internal c of ø/8	lock: counted at falling edge
										1	0	Internal c of ø/64	lock: counted at falling edge
											1	Internal c of ø/8192	lock: counted at falling edge
									1	0	0	For chan	TCNT1 overflow signal*
											1	External	clock: counted at rising edge
										1	0	External	clock: counted at falling edge
											1	External of falling ed	clock: counted at both rising and ges
						Count	er Cl		Note: *	sigi ma	hal and tch sigr	I that of cha	nannel 0 is the TCNT1 overflow nnel 1 is the TCNT0 compare menting clock is generated. J.
							0		r is dis	ahle	4		
							1				re mate	ch A	
						1	0				re mate		
							1			· ·		external re	set input
				Tim	er Ove	rflow I	nterri	upt Ena	ble	-	-		
				0	-			reques		) are	disabl	led	
				1	-			reques		-			
			 Compai	⊶ Mot				-			-		
			· · · ·							licob	lod		
							•	s (CMIA s (CMIA	,				
		 Comp				•	10030		., aic e	au	u		
		Compare	e Match Ir	iterrup	n Enab	пе в							

0	CMFB interrupt requests (CMIB) are disabled
1	CMFB interrupt requests (CMIB) are enabled

TCSR0—Timer Control/Status Register 0 TCSR1—Timer Control/Status Register 1 8-Bit Timer Channel 0 8-Bit Timer Channel 1



Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

TCORA0—Time Constant Register A0 TCORA1—Time Constant Register A1 H'FFB4 H'FFB5 8-Bit Timer Channel 0 8-Bit Timer Channel 1



#### TCSR—Timer Control/Status Register

Bit :	7	6	5	4		3	2	1	0		
	OVF	WT/IT	TME	_		_	CKS2	CKS1	CKS0		
Initial value :	0	0	0	1		1	0	0	0		
Read/Write :	R/(W)*1	R/W	R/W	—		_	R/W	R/W	R/W		
			Clock S	Select -		1					
			CKS2	CKS1	CKS0	C	Clock		ow period* ø = 20 MHz)		
			0	0	0	ø/2 (	Initial value	) 25.6µ	3		
					1	ø/64		819.2	us		
				1	0	ø/128	3	1.6ms			
					1	ø/512	2	6.6ms			
			1	0	0	ø/204	48	26.2m	S		
					1	ø/819	92	104.9	ms		
				1	0	ø/327	768	419.4	ns		
					1	ø/13 <sup>-</sup>	1072	1.68s			
			Note: *				d is the time				
		Time	r Enable	starts	countir	ig up f	rom H'00 ui	ntil overti	ow occurs.		
				s initial	ized to	H'00 a	and halted				
			TCNT		200.10						
		mer Mode									
			al timer r st (WOV				U an interva ows	al timer ii	nterrupt		
			hdog time F overflow		le: Generates the WDTOVF signal*2 when						
	Overflow Flag										
		•	and iting 1								
		Clearing co Vhen 0 is v		dition] tten to OVF after reading OVF = 1							
		Setting con ∕hen TCN <sup>-</sup>	-	vs fron	ו H'FF	to H'00	) in interval	timer mo	ode		

- Notes: The method for writing to TCSR is different from that for general registers to prevent accidental overwriting. For details, see section 10.2.4, Notes on Register Access, in the Hardware Manual.

  - Can only be written with 0 for flag clearing.
    The WDTOVF pin function cannot be used in the F-ZTAT version.

#### **TCNT**—Timer Counter





Note: The method for writing to TCNT different from that for general registers to prevent accidental overwritting. For details, see section 10.2.4, Notes on Register Access, in the Hardware Manual.

#### **RSTCSR—Reset Control/Status Register**

H'FFBE (W) H'FFBF (R) WDT



Watchdog Timer Overflow Flag

0	[Clearing condition] When 0 is written to WOVF after reading WOVF = 1
1	[Setting condition] When TCNT overflows (changes from H'FF to H'00) during watchdog timer operation

- Notes: The method for writing to RSTCSR is different from that for general registers to prevent accidental overwriting. For details, see section 10.2.4, Notes on Register Access, in the Hardware Manual.
  - \* Can only be written with 0 for flag clearing.

**TSTR—Timer Start Register** 

H'FFC0



Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.



- Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be set to 1.
  - 2. To set synchronous clearing, in addition to the SYNC bit , the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.

# HITACHI

TPU

FLMCR1—Flash Memory Control Register 1

H'FFC8

**Flash Memory** 

(Valid in H8S/2318 F-ZTAT and H8S/2315 F-ZTAT versions only)



- Notes: 1. Determined by the state of the FWE pin.
  - Valid for addresses H'000000 to H'03FFFF in H8S/2318 F-ZTAT and H'000000 to H'05FFFF in H8S/2315 F-ZTAT.

FLMCR1—Flash Memory Control Register 1

H'FFC8 Flash Memory (Valid in H8S/2319 F-ZTAT version only)



Always read as 1 and cannot be written to.

Note: \* Valid for addresses H'000000 to H'03FFFF.

## FLMCR2—Flash Memory Control Register 2 H'FFC9 Flash Memory (Valid in H8S/2318 F-ZTAT and H8S/2315 F-ZTAT versions only)

Bit :	7	6	5	4	3	2	1	0		
	FLER		—	_	—	—	—	—		
Initial value :	0	0	0	0	0	0	0	0		
Read/Write :		_	_	_	_	_	_	_		
	Flash Memory Error									
	Fl. [C	ash memo learing co	ry prograr ndition]	ating norm n/erase pr ndby mod	otection (e	error prote	ction) is di	sabled		
	FI [S	ash memo etting con	ry prograr dition]	n/erase pr	otection (e		ming/erasi ction) is er e Manual.			

FLMCR2—Flash Memory Control Register 2

H'FFC9 Flash Memory





Note: \* Valid for addresses H'040000 to H'07FFFF.

EBR1—Erase Block Register 1 EBR2—Erase Block Register 2 **H'FFCA** Flash Memory H'FFCB

Flash Memory (Valid only in F-ZTAT version)

Bit :	7	6	5	4	3	2	1	0
EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit :	7	6	5	4	3	2	1	0
EBR2	EB15 <sup>*2</sup>	EB14 <sup>*2</sup>	EB13 <sup>*1</sup>	EB12 <sup>*1</sup>	EB11	EB10	EB9	EB8
Initial value :	0	0	0	0	0	0	0	0
Read/Write :	R/W*2	R/W*2	R/W*1	R/W <sup>*1</sup>	R/W	R/W	R/W	R/W

Notes: 1. Valid in H8S/2319 F-ZTAT and H8S/2315 F-ZTAT versions.

2. Valid in H8S/2319 F-ZTAT version.

#### **TCR0**—Timer Control Register 0

H'FFD0

Bit :	7	6	6	5	4		3		2	1	0	
	CCLR2	CCI	_R1	CCLR0	CKEG1	Ck	EG0	Т	PSC2	2 TPSC1	TPSC0	
Initial value :	0	(	)	0	0		0		0	0	0	1
Read/Write :	R/W	R/	W	R/W	R/W	F	R/W		R/W	R/W	R/W	
							Time	e Pre	escale	er		
							0	0	0	Internal clock	counts on	ø/1
									1	Internal clock	counts on	ø/4
								1	0	Internal clock	counts on	ø/16
									1	Internal clock	counts on	ø/64
							1	0	0	External clock	c counts on	TCLKA pin input
									1	External clock	c counts on	TCLKB pin input
								1	0	External clock	c counts on	TCLKC pin input
									1	External clock	c counts on	TCLKD pin input
					Clock E	dge						
					0 0	) (	Count	at ri	sing e	edge		
						1 (	Count	at fa	alling e	edge		
					1 –	- (	Count	at b	oth ec	dges		
					Note: T	he in	ternal	cloc	k edg	e selection is	valid when	the input clock is
										tting is ignore selected as t		overflow/underflow
	C	ounte	r Clea	ar	0						_	
		0 0	0	TCNT clea	aring disab	led						
			1	TCNT clea	ared by TG	RA c	ompa	re m	atch/i	nput capture		
		1	0	TCNT clea	ared by TG	RB c	ompa	re m	atch/i	nput capture		
			1		red by cou synchrond					er channel	1	
		1 0	0	TCNT clea	aring disab	led					1	
			1	TCNT clea	ared by TG	RC c	ompar	e m	atch/ir	nput capture*	2	
		1	0	TCNT clea	ared by TG	RD c	ompar	e m	atch/ir	nput capture*	2	
			1		red by cou					er channel		

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

performing synchronous clearing/synchronous operation\*1

TMDR0—Timer Mode Register 0



**TGRB Buffer Operation** 

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

#### TIOR0H—Timer I/O Control Register 0H

H'FFD2



\* : Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000, and ø/1 is used as the TCNT1 count clock, this setting is invalid and input capture does not occur.

count-down\*1

1/count clock

## HITACHI

**TPU0** 

#### TIOR0L—Timer I/O Control Register 0L



When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare does not occur.

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

**TIER0**—Timer Interrupt Enable Register 0

H'FFD4





0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

**TSR0**—Timer Status Register 0

H'FFD5



	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000 )

Note: \* Can only be written with 0 for flag clearing.

**TCNT0—Timer Counter 0** 

H'FFD6

**TPU0** 



#### **TCR1**—Timer Control Register 1

#### **H'FFE0**

TPU1



#### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

TMDR1—Timer Mode Register 1

H'FFE1

1 \* \* \*

#### TPU1



\* : Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

#### TIOR1—Timer I/O Control Register 1

H'FFE2



ster Input capture at both edges Capture input source is TGROC compare match/ input capture capture input capture capt

\* : Don't care

## HITACHI

1 \* \*

#### TIER1—Timer Interrupt Enable Register 1

H'FFE4



0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

**TSR1**—Timer Status Register 1

**H'FFE5** 



Note: \* Can only be written with 0 for flag clearing.

TCNT1—Timer Counter 1

H'FFE6



Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase counting mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.



#### TCR2—Timer Control Register 2

H'FFF0

#### TPU2



Counte	er Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

TMDR2—Timer Mode Register 2

H'FFF1

#### TPU2



\* : Don't care

Phase counting mode 4

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

1

1 \* \* \* -

#### TIOR2—Timer I/O Control Register 2

H'FFF2





#### TGR2B I/O Control

0	0	0	0	TGR2B is output compare register	Output disabled	
			1		Initial output is 0 output	0 output at compare match
			0			1 output at compare match
			1			Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1 output	0 output at compare match
		1	0			1 output at compare match
			1			Toggle output at compare match
1	*	0	0	TGR2B is input capture register	Capture input source is TIOCB2 pin	Input capture at rising edge
			1			Input capture at falling edge
		1	*			Input capture at both edges

\* : Don't care

## HITACHI

\* : Don't care

#### TIER2—Timer Interrupt Enable Register 2

H'FFF4



1 A/D conversion start request generation enabled

# HITACHI

TPU<sub>2</sub>

TSR2—Timer Status Register 2

H'FFF5



Note: \* Can only be written with 0 for flag clearing.

**TCNT2—Timer Counter 2** 

H'FFF6



#### Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase counting mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.



# H8S/2319, H8S/2318 Series, H8S/2319 F-ZTAT<sup>TM</sup>, H8S/2318 F-ZTAT<sup>TM</sup>, H8S/2315 F-ZTAT<sup>TM</sup> Reference Manual

Publication Date:	1st Edition, November 1999					
	2nd Edition, August 2000					
Published by:	Electronic Devices Sales & Marketing Group					
	Semiconductor & Integrated Circuits					
	Hitachi, Ltd.					
Edited by:	Technical Documentation Group					
	Hitachi Kodaira Semiconductor Co., Ltd.					
Copyright © Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.						