

Consumer Microcircuits Limited

PRODUCT INFORMATION


FX609 Continuously Variable Slope Delta Modulation (CVSD) Codec

Publication D/609/4 July 1994

Features/Applications

- Full Duplex CVSD Codec
- On-Chip Input and Output Filters
- Selectable 3 or 4-Bit Compand Algorithm
- Programmable Sampling Clocks
- Forced Idle Facility
- Powersave Facility
- Low Power 5V CMOS

- Digital Speech Communications
- Time Domain Scramblers
- Digital Cordless Telephone
- Voice Storage
- Digital Delay Lines
- Speech Analysis
- Multiplexers
- General Purpose



FX609

Brief Description

The FX609 is an LSI circuit designed as a Continuously Variable Slope Delta Modulation (CVSD) Codec and is intended for use in voice storage, time domain speech scramblers and digital speech communications equipment. Encode input and decoder output analogue filters are incorporated on-chip and use switched capacitor technology. Sampling clock rates can be programmed to 16, 32 or 64k bits/ second from an internal clock generator or may be externally applied in the range 8 to 64k bits/second. Sampling clock frequencies are output for the synchronisation of external circuits. The internal clocks are derived from an on-chip

reference oscillator using an externally connected crystal. The encoder has an enable function for use in multiplexer applications. When not enabled, the encoder output is high impedance (three-state). Forced idle facilities in the encoder cause a perfect $1010\ldots$ output pattern and in the decoder an output voltage of $V_{DD}/2$. The companding circuits may be operated with a 3 or 4-bit algorithm which is externally selected. The device may be put into standby mode by selection of the powersave facility. The FX609 is a low power, 5 volt CMOS device and is available in 22- pin DIL, 24-pin plastic quad packages.

Pin Number

Function

Pin Number				
DIL FX609J	Quad Plastic FX609LG	Quad Plastic FX609L2		
1	1	1		
	2	2		
2	3	3		
3	4	4		
4	5	5		
5	6	6		
	_			
6	7	7		
7	8	8		
8	9	9		
9	10	10		
10	11	11		
11	12	12		
12	13	13		
13	14	14		
14	15	15		
15	16	16		
	4-	4-		
16	17 18	17 18		
17	19	19		
18	20	20		
19	21	21		
20	22	22		
21	23	23		
22	24	24		

Xtal/Clock: Input to the clock oscillator inverter. A nominal 1.024MHz xtal input or externally derived clock is injected here. See Fig. 2.

No connection.

Xtal: Output of clock oscillator inverter.

No Connection.

Encoder Data Clock: A Logic I/O port. External encode clock input or internal data clock output. Clock frequency dependent upon clock mode 1, 2 inputs and xtal frequency (see Clock Mode pins).

Encoder Output: The encoder digital output, this is a three state output:

Data Enable	Powersave	Encoder Output		
1	1	Enabled		
0	1	High Z (o/c)		
1	0	V _{ss}		

No Connection.

Encoder Force Idle: When this pin is at logical '0' the encoder is forced to an idle state and the encoder digital output is 0101, a perfect idle pattern. When this pin is a logical '1' the encoder encodes as normal. Internal $1M\Omega$ Pullup.

Data Enable: Data is made available at the encoder output pin by control of this input. See Encoder Output pin. Internal $1M\Omega$ Pullup.

No Connection.

Bias: Normally at $V_{DD}/2$ bias, this pin requires to be externally decoupled by a capacitor, C_2 . Internally pulled to V_{SS} when "Powersave" is logical '0'.

Encoder Input: The analogue signal input. Internally biased at $V_{DD}/2$, an external $1\mu F$ input coupling capacitor, C_1 , is required on this input. See Fig. 2 Note 3 for source impedance details.

V_{ss}: Negative Supply (GND).

No connection.

Decoder Output: The recovered analogue signal is output at this pin, it is the buffered output of a low pass filter. During "Powersave" this output is o/c.

No Connection.

Powersave: A logical '0' at this pin puts most parts of the codec into a quiescent non-operational state. When at a logical '1' the codec operates normally. Internal $1M\Omega$ Pullup.

No Connection.

Decoder Force Idle: A logical '0' at this pin gates a 0101...pattern internally to the decoder so that the Decoder Output goes to $V_{DD}/2$. When this pin is at a logical '1' the decoder operates as normal. Internal 1M Ω Pullup.

Decoder Input: Received digital signal input. Internal 1MΩ Pullup.

Decoder Data Clock: A Logic I/O port. External decode clock input or internal data clock output, dependent upon clock mode 1, 2 inputs, see **Clock Mode** pins.

Algorithm: A logical '1' at this pin sets this device for a 3-bit companding algorithm. A logical '0' sets a 4-bit companding algorithm. Internal $1M\Omega$ Pullup.

Clock Mode 2: These inputs select encoder and decoder data clock modes.

Clock Mode 1:


Internal 1MΩ pull-ups.

Clock 1	Mode 2	
0	0	External Clocks
0	1	Internal, $64kb/s = f + 16$
1	0	Internal, $32kb/s = f \div 32$
1	1	Internal, $16kb/s = f \div 64$

Clock rates refer to f = 1.024MHz Xtal/Clock input.

During Internal Data Clock operation the data clock frequencies are available at the ports for external circuit synchronisation. Independent or Common data rate inputs to Encode and Decode data clock ports may be employed in the External Clocks mode.

V_{DD}: Positive Supply: A single +5 volt power supply is required.




Component References				
Component	Unit Value	Note		
R ₁	Typ. 1 M	1		
R _o	Selectable	1		
C ₁	1.0µ			
C₂	1.0µ			
C ₃	1.0µ			
C _o	Тур. 33р	1		
C _G	Тур. 68р	1		
X ₁	1.024 MHz	1, 2		


Tolerance

Resistors ±10% Capacitors ±20%

NOTES

- Xtal circuitry shown is in accordance with CML application note D/XT/1 April '86.
- 2. A 1.024 MHz clock/xtal input will yield exactly 16/32/64 kb/s data clock rates.
- 3. To prevent unwanted internal oscillations at the encoder input pin, the source impedance to this input must be less than 100\(\text{\text{\text{0}}}\). Output noise levels will improve with even lower source impedances.





Specifications

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage -0.3V to 7.0V

 $\begin{array}{ll} \text{Input voltage at any pin (ref V}_{\text{SS}} = \text{OV)} & -0.3 \text{ to (V}_{\text{DD}} + 0.3 \text{V)} \\ \text{Output sink/source current (supply pins)} & \pm 30 \text{mA} \end{array}$

(other pins) ±20mA
Total device dissipation @ 25°C 800mW Max.
Derating 10mW/°C

Operating temperature range: FX609J -30°C to +85°C (Ceramic) FX609LG/L2 -40°C to +85°C (Plastic)

Storage temperature range: FX609J -55°C to +125°C (Ceramic)
FX609LG/L2 -40°C to +85°C (Plastic)

Operating Limits

All characteristics measured using the following parameters unless otherwise specified:

 $V_{DD} = 5V$, $T_{amb} = 25$ °C, Xtal/Clock (f) = 1.024 MHz, Sample Rate 32kb/s.

|Standard Test Signal 820Hz, ref. 0dB = 489mV (rms)|

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values	***************************************		The state of the s		
Supply Voltage	1	4.5	5.0	5.5	V
Supply Current (Enabled)		-	3.5		mΑ
Supply Current (Powersave)		_	500	_	μA
Inputs Logic '1'		3.5		_	v
Inputs Logic '0'			_	1.5	v
Outputs Logic '1'		4.0		_	v
Outputs Logic '0'			_	1.0	v
Digital Input Impedance					•
(logic I/O pins)			10	_	MΩ
Digital Input Impedance			, •		
(logic input pins, pullup resistor)	2	300		_	kΩ
Digital Output Impedance	_	_	4		kΩ
Analogue Input Impedance		_	100	_	kΩ
Analogue Output Impedance		_	800		Ω
Three State Output leakage			000		22
Current (output disabled)			±4	_	μΑ
Insertion Loss		Ξ	0		μA dB
		_	U		ub.
Dynamic Values Encoder:	1				
Analogue Signal Input levels	5	-30	_	+8	dB
Principal Integrator Frequency		_	275	_	Hz
Encoder Passband			3400		Hz
Compand Time Constant		_	4	_	ms
Decoder:			•		
Analogue Signal Output levels	5	- 30		. 0	10
Decoder Passband	٦	- 30 300		+8	d₿
Decoder Fassband		300	_	3400	Hz
Encoder Decoder (Full codec):					
Passband		300	_	3400	Hz
Stopband		6		10	kHz
Stopband Attenuation			60	_	dB
Passband Gain		_	0		dB
Passband Ripple		-3	_	+3	dB
Output Noise (Input short circuit)		-	- 60	_	dB
Perfect Idle Channel Noise					
(Encode Forced)		_	- 63		dB
Group Delay Distortion	3 .		••		40
1000 – 2600Hz	•	_	***	450	μs
600 – 2800Hz		_	_	750	μS
500 – 3000Hz			_	1.5	μs ms
Ktal/Clock Frequency		500	1024	1500	kHz

Notes: 1. Dynamic characteristics specified at 5V only.


2. All logic Inputs except, Encoder and Decoder Data Clocks.


3. Group delay distortion for full codec relative to the delay at 820Hz, -20dB at the encoder input.


4. Relative timings are shown on Figures 3 and 4.


5. Recommended values - see graph Fig. 7.

Codec Performance









Package Outlines

The FX609 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.

Handling Precautions

The FX609 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

FX609J

22-pin cerdip DIL

(J3)

FX609LG 24-pin quad plastic encapsulated bent and cropped (L1)





Max. Body Length Max. Body Width 27.38mm 9.75mm

NOT TO SCALE Max. Body Length 10.25mm

Max. Body Width

10.25mm

FX609L2 24-lead plastic leaded chip

Ordering Information

FX609J

22-pin cerdip DIL

(J3)

FX609LG

24-pin quad plastic

encapsulated bent and cropped

(L1)

FX609L2

24-lead plastic leaded chip

carrier

(LS)

