FX503A QTC Tone Encoder

Publication D/503A/1 October 1983

- * EIA TONESET VERSION
- * GENERATES FULL QTC CHARACTER TONESET
- * TONE PERIOD TIMING OUTPUT
- * DELAYED TX OUTPUT BIAS FACILITY
- * LOW DISTORTION SINEWAVE OUTPUT
- * AUTO REPEAT-TONE ENCODING
- * LOW POWER CMOS PROCESS

Obsolete Product - For Information Only -




Fig. 1 Internal Block Diagram

The FX503A is a 15 tone generator for use with the EIA toneset, as specified in the HSC character tone table. The output tone is a low distortion 16-step pseudo sine wave of VDD-VSS peak-peak amplitude from a nominal 1kΩ source impedance. The total harmonic distortion is less than 10% and all harmonics are less than 120dB. Output tones and timing signals are provided by a reference oscillator of 560kHz, comprising an on-chip inverter and external ceramic resonator: an external clock may be used if required (Fig 2 and 3).


The output periods are controlled by on-chip circuitry. Timing periods are


as defined by the EIA international toneset. At the end of the tone period the Tp (Tone Period Expired) output goes to Logic 1 and remains there until the next DATA CHANGE which resets the output and commences next timing period. The output tone can be delayed by a period (Td) after the OUTPUT ENABLE function is activated. This is achieved by an external RC time constant (see Fig. 6) and a Schmitt trigger input on the $\bar{\text{OUTPUT}}$ ENABLE pin. Note that if diode (D1) is present, the tone output will go to VSS as soon as OUTPUT ENABLE goes from 1 - 0. The device uses nominal 5V supply.

PIN DESCRIPTION FUNCTION FX503A (16-pin D.I.L. package only)

1 Tone Output: Pseudo-sinewave (approx. 16 steps). Zo $\sim 1k\Omega$. VDD-VSS peak-to-peak. Total harmonic distortion <10%, individual harmonics <-20dB. Can be biased to approx. 40% VDD by use of output bias (pin 3), or disabled (to VSS) by use of output enable (pin 4). Output periods controlled by on-chip circuitry. 2 Tone period timer - goes to 1 (i.e. 33 ms) after receipt of Tp Output: output enable 0 - 1 edge or D/C 0 - 1 edge. Is reset to logic 0 and timing restarts at subsequent D/C 0 - 1 edge. 3 Output Bias: Logic 1 (with output enable at logic 0) will set tone output to approx. 40% VDD. Output Enable: Schmitt input. Logic 0 (with output bias at logic 0) will set tone output to VSS + this also reduces current consumption. Will also disable Tp output. tone is output. 5 . Data Change: Controls the output in two ways: Logic 1 + output tone controlled by data inputs; 1 + 0 latches input data. 6 Auto Repeat: Logic 1 will enable auto repeat circuitry: two consecutive equal data characters will output character tone followed by repeat tone, i.e. data is input TRUE as read. 7 Tp Output: This output is the inverted form of pin 2. 8 VSS: Negative Supply. q Do) Data These inputs are strobed by data change or output enable 10 D;) Inputs: 0 - 1 edge. 11 D_2) 12 D3) 13 Char: Acts as a fifth data input. Logic 1 overrides D.-D. (but still strobed by D/C) and sets tone output to 40% VDD until new data is loaded. 14 560 kHz It uses an on-chip inverter for use with a 560 kHz ceramic Xtal I/P resonator [or external clock can be fed into \$\phi\$-in pin (clock I/P) (pin 14)]. 15 Xtal Osc. O/P (Clock O/P) VDD: Positive supply.

16





* References:

Td as required

T (Tone period) See Character Tone Table

T1 Minimum 6ks

T2 (Data Set-up time) minimum 0ks

T4 (Data Change) minimum 4ks

T5 (Delay from pin 3 = '1' to 0/P $\approx \frac{\text{VDD}}{2}$) 4ks

T6 (Delay from pin 4 = '0' to 0/P VSS) 8ks

T7 (Delay from D.C. = '1' to fo change) 8ks

T8 (Data set-up time) 0ks


| Cone | Data Inputs | * Tone frequency (Hz) | EIA |
|-----------|-------------------|-----------------------|---------------------|
| | $D_3 D_2 D_1 D_0$ | (Actual) | Specified frequency |
| | ** | • • • • | (Hz) |
| | | ţ | (nz) |
| 0 | 0000 | 599.6 | 600 |
| 1 | 0001 | 740.7 | 741 |
| 2 | 0010 | 883.3 | 882 |
| 3 | 0011 | 1021.9 | 1023 |
| 4 | 0100 | 1161.8 | 1164 |
| 5 | 0101 | 1302.3 | 1305 |
| 6 | 0110 | 1443.3 | 1305 |
| 7 | 0111 | 1590.9 | 1587 |
| 8 | 1000 | 1728.4 | 1728 |
| 9 | 1001 | 1866.7 | |
| A(Group) | 1010 | 2153.9 | 1869 |
| В | 1011 | 2434.8 | 2151 |
| C | 1100 | 2014.4 | 2433 |
| D | 1101 | 2295.1 | 2010 |
| E(Repeat) | 1110 | 459.0 | 2292 |
| F | 1111 | Notone | 459 Notone |

Figure 4 shows a typical tone cutput generated by the FX503A together with the associated general harmonic distribution.

Figure 4 (ii) shows the filtered waveform which can be produced by connecting a 22nF capacitor between the output and VSS.

This simple filtering improves the harmonic distortion of the tone waveform and harmonic distribution.

Fig. 4 Tone Output and Harmonic Distribution -->



ABSOLUTE MAXIMUM RATINGS

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage 4.5V to 5.5V Input voltage at any pin (ref Vss = OV) Output sink/source current (total) = mA Operating temperature range -30°C to +85°C Storage temperature range -55°C to +125°C Maximum device dissipation 100mW

OPERATING LIMITS

VDD = 5V, $T_A = 25^{\circ}C$, $\phi = 560kHz$, $\Delta fo = 0$ All characteristics measured using the standard test circuit.


| | CHARACTERISTIC | MIN | TYP | XAM | UNIT | COMMENT |
|------|--|------|----------|-------|------|-------------------------|
| VDD | Supply voltage (Vss = 0) | 4.5 | 5 | 5.5 | V | |
| IDD | Supply current - no output tone | | 700 | | μΑ | no lead |
| QUI | Supply current - generating tone | | 2 | | mA | } connected |
| fo | Output frequency(from nominal) | -0.2 | | +0.25 | % | $\phi = 560 \text{kHz}$ |
| Tp | Output tone period | | 33 | | ms | See Note 1 |
| voн | Logic '1' output level Isource = 0.1mA | 4.0 | | | V |) Fig. 2 |
| VOL | Logic '0' output level Isource = 0.1mA | | | 1.0 | v | } pins 2,7 |
| VIH | Logic 'l' input level | 3.5 | \ | • . | v | } pins 5,6 |
| VIL | Logic '0' input level | | | 1.5 | v | 3 9-13 |
| | Input level to activate pins 3 & 4 | 1 | 3.25 | | v |) Schmitt |
| | Input level to deactivate pins 3 & 4 | | 1.75 | | v | } trigger } inputs |
| TA | Working temperature range | -30 | | +85 | °c | |
| Tstg | Storage temperature range | -55 | | +125 | °c | |

Fig. 5

560 kHz Resonator Circuit Internal Inverter

Calibration Procedure for Ceramic Resonator Oscillator

To ensure that the generated outputs are correct the oscillator frequency must be 560.0kHz. The loading of Pin 14 1МΩ a frequency counter on the oscillator circuitry can cause an error. The preferred method is to monitor Pin 1 while the FX 503A is generating Tone E (exact set-up conditions will depend on the system arrangement). Adjust the oscillator to obtain a tone output of 459.0Hz. Fig. 6 Circuit to provide



Transmit Delay Function

A transmit delay can be arranged as shown in Fig. The tone output will step to the bias condition for the delay period before commencing to generate tones.

HANDLING PRECAUTIONS

The FX503A is a CMOS LSI integrated circuit which includes input protection. However, precautions should be taken to prevent static discharges which can cause damage.

