

EMP-B50P12

Programmable Isolated IPM

PI-IPMTM Features:

■ Power Module:

- NPT IGBTs 50A, 1200V
- 10us Short Circuit capability
 - Square RBSOA
 - Low Vce_(on) (2.15Vtyp @ 50A, 25°C)
 - Positive Vce_(on) temperature coefficient
- Gen III HexFred Technology
 - Low diode V_F (1.78Vtyp @ 50A, 25°C)
 - Soft reverse recovery
- $2m\Omega$ sensing resistors on all phase outputs
 - T/C < 50ppm/°C

Embedded driving board

- Programmable 40 Mips DSP
- Current sensing feedback from all phases
- Full protection from ground and line to line faults
- UVLO, OVLO on DCbus voltage
- Embedded flyback smps for floating stages (single 15Vdc @ 300mA input required)
- Asynchronous isolated 2Mbps serial port for DSP communication and programming
- IEEE standard 1149.1 (JTAG port interface) for program downloading and debugging
- Separated turn on / turn off outputs for IGBTs di/dt control
- Isolated serial port input with strobe signal for quadrature encoders

Description

The EMP-B50P12 is a fully integrated Intelligent Power Module for high performances Servo Motor Driver applications.

The device core is a state of the art DSP, the TMS320LF2406A* at 40 Mips, interfaced with a full set of peripheral designed to handle all analog feedback and control signals needed to correctly manage the power section of the device.

The PI-IPMTM has been designed and tailored to implement internally all functions needed to close the current loop of a high performances servo motor driver, a basic software is already installed in the DSP and the JTAG connector allows the user to easily develop and download its own proprietary algorithm.


The device comes in the EMPTM package, fully compatible in length, width and height with the popular EconoPack 2 outline.

Package:




 $(EMP^{TM} - Inverter)$ (EconoPack 2 outline compatible)

Power Module schematic:




Three phase inverter with current sensing resistors on all output phases

Control Board Block Schematic:



* First samples come with the TMS320LF2406 at 30Mips, please refer to TI datasheet for further information about performances.

Detailed Block Diagram



Signal pins on RS485 serial port

Symbol	Lead Description	Pin nu	ımber
Vin iso	External 5V supply voltage for opto-couplers and line driver supply	6	
GND iso	Extenal 5V supply ground reference for opto-couplers and line driver supply	7	
Tx+	RS485 Trasmitter Non inverting Driver Output	1	
Tx-	RS485 Trasmitter Inverting Driver Output	2	
Rx+	RS485 Receiver Non inverting Driver Input		RS485
Rx-	RS485 Receiver Inverting Driver Input		serial
Enc1 – Hall1	Incremental Encoder Input 1 / Position hall effect sensor input 1 (GND iso referenced)		port
Enc2 – Hall2	Incremental Encoder Input 2 / Position hall effect sensor input 2 (GND iso referenced)		
Strb – Hall3	Incremental Encoder Strobe Input / Position hall effect sensor input 3 (GND iso ref)		
Vin	External 15V supply voltage. Internally referred to DC bus minus pin (DC -)	17-18	
СОМ	External 15V supply ground reference. This pin is directly connected to DC -	19-20	



Signal pins on IEEE1149.1 JTAG connector

Symbol	Lead Description		Pir	number
TMS	JTAG test mode select	Input	12	
TDI	JTAG test data input	Input	14	
TDO	JTAG test data output	Output	13	
	JTAG test clock. TCK is a 10MHz clock source from the emulation pod. This		15	
TCK	signal can be used to drive the system test clock.	Input		
TRST-	JTAG test reset	Input	11	
EMU0	Emulation pin 0	I/O	9-10	
EMU1	Emulation pin 1	I/O	7-8	IEEE1149.1
	Presence detect.		1	JTAG
	Indicates that the emulation cable is connected and that the PI-IPM logic is			
PD	powered up. PD is tied to the DSP 3.3V supply through a 1k resistor.	Output		
	JTAG test clock return. Test clock input to the emulator.		16	
TCK_RET	Internally short circuited to TCK.	Output		
Boot-En	Boot ROM enable. This pin is sampled during DSP reset, pulling it low enables DSP boot ROM (Only in Flash versions). 47k internal pull up.	Input	17	
COM	External 15V supply ground reference. This pin is directly connected to DC -	N/A	20	

Following pins are intended for signal communication between driving board and power module only, though here described for completeness, they are on purpose not available to the user.

DC +	DC Bus plus input signal				
DC -	DC Bus minus input signal (internally connected to COM)				
Th+	Thermal sensor positive input				
Th -	Thermal sensor negative input (internally connected to COM)				
Sh +	DC Bus minus series shunt positive input (Kelvin point)				
Sh -	DC Bus minus series shunt negative input (internally connected to COM, Kelvin point)	Lateral connectors on embedded			
G1/2/3	Gate connections for high side IGRTs				
E1/2/3	Emitter connections for high side IGBTs (Kelvin points) driving board				
R1/2/3 +	Output current sensing resistor positive input (IGBTs emitters 1/2/3 side, Kelvin points)				
R1/2/3 -	Output current sensing resistor negative input (Motor side, Kelvin points)				
G4/5/6	Gate connections for low side IGBTs				
E4/5/6	Emitter connections for low side IGBTs (Kelvin points)				



Absolute Maximum Ratings (T_C=25°C)

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to V_{DC} , all currents are defined positive into any lead. Thermal Resistance and Power Dissipation ratings are measured at still air conditions.

	Symbol	Parameter Definition	Min.	Max.	Units
	V _{DC}	DC Bus Voltage	0	1000	V
	V _{CES}	Collector Emitter Voltage	0	1200	V
	Ic @ 100C IGBTs continuous collector current (T _C = 100 °C)			50	
	Ic @ 25C	IGBTs continuous collector current		100	
Inverter	Ісм	Pulsed Collector Current (Fig.3, Fig. CT.5)		200	Α
iliverter	lF	Diode Continuous Forward Current (T _C = 100 °C)		50	
	I _{FM}	Diode Maximum Forward Current		200	
	V _{GE}	Gate to Emitter Voltage	-20	+20	V
P _{D @ 25°C}		Power Dissipation (One transistor)		600	W
	P _{D @ 100°C}	Power Dissipation (One transistor, T _C = 100 °C)		250	VV
	V _{in}	Non isolated supply voltage (DC- referenced)	-20	20	
Driving Board	V _{in-iso}	Isolated supply voltage (GND iso referenced)	0	5.5	V
	Rx	RS485 Receiver input voltage (GND iso referenced)	- 7	12	
_	MT Mounting Torque			3.5	Nm
Power Module	TJ	Operating Junction Temperature	-40	+150	°C
	T _{STG}	Storage Temperature Range	-40	+150	
	Vc-iso	Isolation Voltage to Base Copper Plate	-2500	+2500	V

Electrical Characteristics: Inverter

For proper operation the device should be used within the recommended conditions.

$T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter Definition	Min.	Тур.	Max.	Units	Test Conditions	Fig.
V _{(BR)CES}	Collector To Emitter Breakdown Voltage	1200			V	V _{GE} = 0V, I _C = 250μA	_
$\Delta V_{(BR)CES}$ /	Temperature Coeff. of Breakdown Voltage		+1.2		V/°C	V _{GE} = 0V, I _C = 1mA (25 - 125 °C)	
			2.15	2.34		Ic = 50A, V _{GE} = 15V	5, 6
V _{CE(on)}	Collector To Emitter Saturation Voltage		3.24	3.78	V	I _C = 100A, V _{GE} = 15V	7,9
			2.6V	3.0		Ic = 50A, V _{GE} = 15V, T _J = 125 °C	10,11
V _{GE(th)}	Gate Threshold Voltage	4.4	4.7	5.5	V	$V_{CE} = V_{GE}, I_C = 250 \mu A$	9,10
$\Delta V_{GE(th)/\Delta Tj}$	Temp. Coeff. of Threshold Voltage		-1.2		mV/°C	V _{CE} = V _{GE} , I _C = 1mA (25 - 125 °C)	11,12
g _{fe}	Forward Trasconductance	29	33	38	S	V _{CE} = 50V, I _C = 50A, PW = 80μs	
				500		V _{GE} = 0V, V _{CE} = 1200V	
I _{CES}	Zero Gate Voltage Collector Current		650	1350	μΑ	V _{GE} = 0V, V _{CE} = 1200V, T _J = 125 °C	
				4000		V _{GE} = 0V, V _{CE} = 1200V, T _J = 150 °C	
M	Diada Fassiand Valtana Duan		1.78	2.1	V	I _C = 50A	8
V _{FM}	Diode Forward Voltage Drop		1.90	2.22	V	I _C = 50A, T _J = 125 °C	8
I _{RM}	Diode Reverse Leakage Current			20	μΑ	V _R = 1200V, T _J = 25 °C	
I _{GES}	Gate To Emitter Leakage Current			±200	nA	V _{GE} = 20V	



Electrical Characteristics: Inverter (continued)

R1/2/3	Sensing Resistors	1.9	2	2.1	mΩ	
Rsh	DC bus minus series shunt resistor	4.75	5	5.25	11152	

Switching Characteristics: Inverter

For proper operation the device should be used within the recommended conditions. $T_J = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter Definition	Min	Тур	Max	Units	Test Conditions	Fig.	
Qg	Total Gate Charge (turn on)		338	508		I _C = 50A	22	
Qge	Gate – Emitter Charge (turn on)		38	58	nC	V _{DC} = 600V	23	
Q _{gc}	Gate - Collector Charge (turn on)		164	246		V _{GE} = 15V	CT1	
Eon	Turn on Switching Loss		2345	2750		I _C = 50A, V _{DC} = 600V, T _J = 25 °C	CT1	
E _{off}	Turn off Switching Loss		3284	3960	μJ	V_{GE} = 15V, R_{G} =10 Ω , L = 200 μ H	WF1	
E _{tot}	Total Switching Loss		5630	6710		Tail and Diode Rev. Recovery included	WF2	
E _{on}	Turn on Switching Loss		3652	4083		I _C = 50A, V _{DC} = 600V, T _J = 125 °C	13,	
E _{off}	Turn off Switching Loss		4660	5676	μJ	V_{GE} = 15V, R_{G} =10 Ω , L = 200 μ H	15 CT1	
E _{tot}	Total Switching Loss		8312	9759		Tail and Diode Rev. Recovery included	WF1 WF2	
td (on)	Turn on delay time		50	65		1 504 V 000V T 405 00	14,16	
tr	Rise time		50	70	ns	$I_C = 50A$, $V_{DC} = 600V$, $T_J = 125$ °C	CT1	
td (off)	Turn off delay time		300	400		V = 45V D =400 L = 200 H	WF1	
tf	Fall time		30	45		V_{GE} = 15V, R_{G} =10Ω, L = 200 μ H	WF2	
Cies	Input Capacitance		4400			V _{DC} = 30V		
Coes	Output Capacitance		420		pF	V _{GE} = 0V	22	
C _{res}	Reverse Transfer Capacitance		170			f = 1MHz		
RBSOA	Reverse Bias Safe Operating Area	F	FULL SQUAF	RE		T_J = 150 °C, I_C =250A, V_{GE} = 15V to 0V V_{CC} = 1000V, V_p = 1200V, R_G = 5 Ω	4 CT2	
SCSOA	Short Circuit Safe Operating Area	10			μs	T_J = 150 °C, V_{GE} = 15V to 0V V_{CC} = 900V, V_{P} = 1200V, R_G = 5 Ω	CT3 WF4	
Erec	Diode reverse recovery energy		3200	4300	μJ	T _J = 125 °C	17,18 19,20	
trr	Diode reverse recovery time		150		ns	$I_C = 50A$, $V_{DC} = 600V$,	21	
Irr	Peak reverse recovery current		56	72	Α	V_{GE} = 15V, R_{G} =10 Ω , L = 200 μ H	CT4 WF3	
Rth _{J-C_T}	Each IGBT to copper plate thermal resistance			0.35	°C/W			
Rth_{J-C_D}	Each Diode to copper plate thermal resistance			0.60	°C/W			
			65			$I_C = 7A$, $V_{DC} = 515V$, fsw = 4kHz	PD1	
Pdiss	Total Dissipated Power		180		W	I _C = 7A, V _{DC} = 515V, fsw = 16kHz	<u> </u>	
			155			$I_C = 20A$, $V_{DC} = 515V$, fsw = 2kHz	PD3	
			210		1	$I_C = 20A$, $V_{DC} = 515V$, fsw = 4kHz		



Electrical Characteristics: Embedded Driving Board (EDB) communication ports

For proper operation the device should be used within the recommended conditions.

Vin = 15V, Vin-iso = 5V, $T_C = T_{MIN}$ to T_{MAX} (unless otherwise specified)

Symbol	Parameter Definition	Min.	Тур.	Max.	Units	Test Conditions	Conn.
Vin	EDB Input supply Voltage	12	15	18	٧		
Isupp	EDB Input Supply Current	180		250	mA	V _{DC} = 600V, f _{PWM} = 16kHz	
Vin iso	EDB isolated supply voltage	4.5	5	5.5	V		RS485
lq. iso	EDB isolated quiescent supply current		9	15	mA	Rx+ =Vin iso, Rx- =GND iso Hall1/2/3 = open, Tx enabled by DSP	port
Isupp. iso	EDB isolated supply current	30	40	50	mA	Hall1/2/3 low, Tx enabled. Rx+ =GND iso, Rx- =Vin iso	
V _{DO-TX}	Differential Driver Output Voltage	2			٧	Rload = 120 Ω	
V _{CO-ТХ}	Driver Common mode output voltage			3	٧	Rioad = 120 \$2	
V _{DI-RX}	Receiver Input Differential Threshold Voltage	- 0.2		0.2	٧	40/	RS485 port
R _{IN-RX}	Receiver Input Resistance		120		Ω	- 7V ≤ V _{CM} ≤ +12V	
f _{MAX}	RS485 maximum data rate	2			Mbps		
Venc-high / Vhall-high	Logic High Input Voltage	3.6			V	Enc1 / Hall1	B0405
Venc-low / Vhall-low	Logic Low Input Voltage			2	V	Enc2 / Hall2 Strb / Hall3	RS485 port
lenc-low / Ihall-low	Logic Low Input Current	- 5.2			mA	input pins	
TMS TDI TDO TCK TRST- EMU0 EMU1 PD	JTAG interface pins	d Tex	Please see TMS320LF2406A datasheet from Texas Instruments and V _{PD} specifications			Directly connected from DSP to connector pins. EMU0 and EMU1 with 4.7k internal pull up.	JTAG
V _{PD}	Presence detect voltage	3.2	3.3	3.4	V	I _{PD} =-100μA	JTAG
V _{Boot En}	Boot ROM enable input voltage			0.5	V	Active low	JTAG
I _{Boot-En}	Boot ROM enable input current			- 100	μΑ	Active low	JIAG



AC Electrical Characteristics: Embedded Driving Board (EDB) DSP pins mapping

For proper operation the device should be used within the recommended conditions.

Vin = 15V, Vin-iso = 5V, $T_C = T_{MIN}$ to T_{MAX} (unless otherwise specified)

Symbol	Parameter Definition	Min.	Тур.	Max.	Units	Test Conditions	DSP pin
V_{DCgain}	DC bus voltage feedback partition coefficient	3.40	3.47	3.54	mV/V		72
V_{DCpole}	DC bus voltage feedback filter pole	680	720	760	Hz		12
VTHgain	Thermal sensor feedback value at 25 °C 1	2.150	2.268	2.382	V		- 70
Vin-gain	Input voltage feedback partition coefficient	125	128	131	mV/V		
Vin-pole	Input voltage feedback filter pole	1600	1700	1800	Hz		69
lph- _{GAIN}	Current feedback gain	16.3	16.5	16.7	mV/A		
Iph-pole	Current feedback filter pole ³	4.3	5.0	5.7	kHz		ph1: 79
lph- _{LAT}	Current feedback signal delay			12	μs	- all phases	ph2: 77 ph3: 74
Iph- _{Zero}	Zero current input voltage level ²	1.63	1.65	1.67	V		pns. 74
I _{SC}	Short Circuit Threshold Current	110	128	146	А	all phases	_
I _{SC-DEL}	Short Circuit detection delay time		3	6	μs	all phases	6
DCoc	DC bus minus over-current level	55	60	65	А	DC bus minus	
DC _{OC-pole}	DC bus minus over-current filter pole		400		kHz	DC bus minus	6
WD	External watchdog timeout (see also RS~ signal)	0.9	1.6	2.5	Sec		85
PDPINTB	Power Down Protection Interrupt B		3.3		V	4.7k pull up	95
COM	DSP Ground	2, 3, 5, 7, 11, 12, 13, 14, 15, 19, 21, 22, 23, 24, 26, 27, 29, 32, 34, 38, 41, 43, 45, 46, 48, 49, 50, 53, 56, 58, 60, 63, 65, 66, 67, 68, 71, 73, 75, 76, 78, 80, 81, 84, 90, 97					
3.3V	DSP 3.3V supply	4, 10, 20, 30, 35, 47, 54, 59, 64, 91, 98					

³ First samples have been assembled with a 20kHz filter pole



Other DSP pins mapping

Signal Definition	DSP pin	Comments
Phase 1 high side IGBT gate drive signal	39	DSP Event Manager A output
Phase 1 low side IGBT gate drive signal	37	DSP Event Manager A output
Phase 2 high side IGBT gate drive signal	36	DSP Event Manager A output
Phase 2 low side IGBT gate drive signal	33	DSP Event Manager A output
Phase 3 high side IGBT gate drive signal	31	DSP Event Manager A output
Phase 3 low side IGBT gate drive signal	28	DSP Event Manager A output
Incremental Encoder input 1	57	Optically isolated input
Incremental Encoder input 2	55	Optically isolated input
Incremental Encoder Strobe signal	52	Optically isolated input
3.3V reference voltage	82, 83	3.3V reference voltage for ADC converter
Flash programming voltage pin	40	Supplied by the embedded flyback regulator
Boot ROM enable signal	86	See also EDB electrical characteristics
SCI transmit data	17	Drives Tx+ and Tx- through an opto-isolator and a line driver
SCI receive data	18	Driven by Rx+ and Rx- through an opto-isolator and a line driver
SCI transmit enable	16	Transmit enable for SCI line driver
System general fault input (latched)	92	Activated by short circuits on output phases and DC bus minus
System general fault output reset signal	89	LFAULT Reset signal, to be activated via software after a fault or system boot
System general fault input (not latched)	6	Activated by short circuits on output phases and DC bus minus
DSP reset input signal (see also WD signal)	93	Forces a DSP reset if WD signal holds too long (see also EDB electrical char.)
PLL oscillator input pin	87	A 10Mhz oscillator at 100ppm frequency stability feeds this pin.
PLL filter input 1	9	PLL filter for 40Mhz DSP clock frequency
PLL filter input 2	8	PLL filter for 40Mhz DSP clock frequency
	Phase 1 high side IGBT gate drive signal Phase 2 high side IGBT gate drive signal Phase 2 low side IGBT gate drive signal Phase 3 high side IGBT gate drive signal Phase 3 high side IGBT gate drive signal Phase 3 low side IGBT gate drive signal Incremental Encoder input 1 Incremental Encoder input 2 Incremental Encoder Strobe signal 3.3V reference voltage Flash programming voltage pin Boot ROM enable signal SCI transmit data SCI receive data SCI receive data SCI transmit enable System general fault input (latched) System general fault input (not latched) DSP reset input signal (see also WD signal) PLL oscillator input pin PLL filter input 1	Phase 1 high side IGBT gate drive signal Phase 1 low side IGBT gate drive signal Phase 2 high side IGBT gate drive signal Phase 2 low side IGBT gate drive signal Phase 3 high side IGBT gate drive signal Phase 3 low side IGBT gate drive signal ST Incremental Encoder input 1 57 Incremental Encoder input 2 55 Incremental Encoder Strobe signal 52 3.3V reference voltage 82, 83 Flash programming voltage pin 40 Boot ROM enable signal 86 SCI transmit data 17 SCI receive data 18 SCI transmit enable 16 System general fault input (latched) 92 System general fault output reset signal 89 System general fault input (not latched) 6 DSP reset input signal (see also WD signal) PLL oscillator input pin 87 PLL filter input 1

[~] indicates active low signals

Fig.1 - Maximum DC Collector Current vs. Case Temperature






Fig.2 - Power Dissipation vs. Case Temperature








Fig.5 - Typical IGBT Output Characteristics Tj= -40°C; tp=300µs




Fig.7 - Typical IGBT Output Characteristics Tj=125°C; tp=300µs




Fig.6 - Typical IGBT Output Characteristics Tj=25°C; tp=300µs








Fig.8 - Typical Diode Forward Characteristic












Fig.13 - Typical Energy Loss vs Ic Tj=125°C; L=200 μ H; V_{CE}=600V; Rg=10 Ω ; V_{GE}=15V




Fig.15 - Typical Energy Loss vs Rg Tj=125°C; L=200 μ H; V_{CE} =600V; I_{CE} =50A; V_{GE} =15V




Fig.14 - Typical Switching Time vs lc Tj=125°C; $L=200\mu H$; $V_{CE}=600V$; $Rg=10\Omega$; $V_{GE}=15V$




Fig.16 - Typical Switching Time vs Rg $T_{J}=125$ °C; L=200 μ H; $V_{CE}=600V$; $I_{CE}=50A$; $V_{GE}=15V$







Fig.17 - Typical Diode I_{RR} vs I_F Tj=125°C 90 80 70 $Rg=5\Omega$ 60 (A) 71 40 $Rg=10 \Omega$ Rg=22 Ω 30 $Rg=51 \Omega$ 10 20 40 80 100 120 $I_F(A)$










Fig.22 - Typical Capacitance vs V_{CE} V_{GE} =0V; f=1MHz




Fig.23 - Typ. Gate Charge vs. V_{GE} I_C =25A; L=600 μ H




Fig. CT.1 - Gate Charge Circuit (turn-off)




Fig. CT.2 - RBSOA Circuit




Fig. CT.3 - S.C. SOA Circuit




Fig. CT.4 - Switching Loss Circuit




Fig. CT.5 - Resistive Load Circuit




Fig. WF.1 - Typ. Turn-off Loss Waveform
@ Tj=125°C using Fig. CT.4




Fig. WF.2 - Typ. Turn-on Loss Waveform
@ Tj=125°C using Fig. CT.4




Fig. WF.3 - Typ. Diode Recovery Waveform @ Tj=125°C using Fig. CT.4








Fig. WF.4 - Typ. S.C. Waveform @ T_C=150°C using Fig. CT.3












JTAG and RS485 on-board connectors are Molex 53916-0204 mates with 54167-0208 or 52991-0208



EMP-B pin out



EMP-B Case outline and Dimensions



International Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020
IR CANADA: 13325 Centreville Creek Road, Bolton, Ontario Tel: (905) 475 1897
IR GERMANY: Frankfurter Strasse 227, 63263 Neu-Isenburg Tel: ++49 6102-884 400
IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111
IR FAR EAST: Sunshine 60, 51F, 3-1-1 Higashi-Ikebukuro Toshima-ku, Tokyo 170-6051 Tel: ++ 81 3 3983 0086
IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 838 4630
http://www.irf.com

Sales Offices, Agents and Distributors in Major Cities Throughout the World.
© 2001 International Rectifier - Printed in Italy 8-01 - Rev. 1.2

Data and specifications subject to change without notice.