

## CDB61310

# T1 Long Haul Line Interface Unit

#### **Features**

- Socketed CS61310 T1 Line Interface Unit
- All Required Components for CS61310 Evaluation
- LED Status Indications for Alarm Conditions and Operating Status
- Support for Hardware and Host Modes

#### Description

The evaluation board includes a socketed CS61310 line interface device and all support components necessary for evaluation. The board is powered by an external +5 Volt supply.

The board is configured for 100  $\Omega$  twisted-pair T1 long haul operations. Binding posts and bantam jacks are provided for the line interface connections. Several BNC connectors provide clock and data I/O at the system interface. Reference timing may be derived from a quartz crystal or an external reference clock. Four LED indicators monitor device alarm conditions and operating status.

#### ORDERING INFORMATION CDB61310





#### **TABLE OF CONTENTS**

1.	POWER SUPPLY	.3
2.	BOARD CONFIGURATION	. 3
	2.1 Hardware Mode	3
	2.1.1 Network Loopback	. 3
	2.2 Hardware-Coder Mode	
	2.3 Host Mode	
3.	TRANSMIT CIRCUIT	3
4.	RECEIVE CIRCUIT	4
5.	REFERENCE CLOCK	4
	5.1 Quartz Crystal	4
	5.2 External Reference	. 4
	5.3 LED Indicators	4
	BUFFERING	
7.	TRANSFORMER SELECTION	4
8.	PROTOTYPING AREA	5
9.	EVALUATION HINTS	5
10	. CDB61310 SOFTWARE	6
	10.1 Configure PC	6
	10.2 Configure Part	6
	10.3 Control Register Configuration	6
	10.4 Transmitter Ram Configuration	
	10.5 Modify Unit Interval	7

#### LIST OF FIGURES

Figure 1. Register Configuration Window	7
Figure 2. Transmitter RAM Configuration Window	8
Figure 3. Modify Unit Interval Window	
Figure 4. CDB61310 Evaluation Board Schematic	10
Figure 5. Board Layout - Top Layer	11
Figure 6. Board Layout - Bottom Layer	12
Figure 7. Evaluation Board Silkscreen	13

#### LIST OF TABLES

Table 1. LATN Settings	4
Table 2. Transformer and Resistor Default Settings	
Table 3. Jumper Selections	5

#### **Contacting Cirrus Logic Support**

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third paties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.



#### 1. POWER SUPPLY

As shown on the evaluation board schematic in Figure 1, power is supplied to the board from an external +5 Volt supply connected to the two binding posts labeled V+ and GND. Zener diode Z1 protects the components on the board from reversed supply connections and over-voltage damage. Capacitor C1 provides power supply decoupling and ferrite bead L1 helps isolate the CS61310 and buffer supplies. The  $0.1\mu$ F capacitors decouple their respective ICs. Ferrite bead L7 helps isolates the +5V power into the board.

#### 2. BOARD CONFIGURATION

Slide switch S1 selects hardware, host or hardwarecoder mode operation by sliding it into HW, SW or HWCDR positions, respectively.

#### 2.1 Hardware Mode

In Hardware mode operation, the evaluation board is configured using the DIP switch SW1. In this mode, the switch establishes the digital control inputs for both line interface channels. Closing a DIP switch away from the label sets the CS61310 control pin of the same name to a logic 1. The host processor interface J1 should not be used in the Hardware mode.

The CDB61310 switches and functions are listed below:

- TAOS: transmit all ones;
- LLOOP: local loopback;
- RLOOP: remote loopback;
- JASEL: jitter attenuator path selection;
- LBO1, LBO2: line build out settings.

All switch inputs are pulled high through resistor R13 when the switch is closed.

#### 2.1.1 Network Loopback

NLOOP is enabled in the hardware mode by shorting HDR11 (HW\_NLOOP) and then pressing S2. NLOOP can also be enabled by closing the switches RLOOP, LLOOP and TAOS on SW1, pulling them high, and then pulling them back to low by opening the RLOOP, LLOOP and TAOS switches in that order. NLOOP can then be turned on by sending the 1:4 pattern to the receive input (RTIP and RRING) for five seconds. If HDR6 is jumped to the NLOOP\_LED position, the NLOOP LED will light up. NLOOP can be turned off by sending a 1:2 pattern to RTIP and RRING for five seconds.

#### 2.2 Hardware-Coder Mode

This mode is essentially the same as the Hardware mode with the B8ZS encoder/decoder enabled.

#### 2.3 Host Mode

In Host mode operation, the evaluation board can be accessed by a PC through the parallel printer port. Connector J1 on the evaluation board is connected to the host PC using a standard DB-25 male-to-female cable (included). Ferrite beads L2 through L6 help reduce noise coming from the PC. The SW1 switch must be open to allow serial port operation.

An external microprocessor may also interface to the serial port of the CS61310 through HDR12. In this mode HDR6 should be jumpered so the  $\overline{INT}$  pin comes out at HDR12.

#### 3. TRANSMIT CIRCUIT

The transmit clock and data signals are supplied on BNC inputs labeled TCLK, TPOS, and TNEG. In Hardware and Host mode (with coder mode disabled), data is supplied on the TPOS and TNEG BNC inputs. In Host mode with coder mode enabled, data is supplied on the TDATA BNC input.

The transmitter output is transformer coupled to the line through the step-up transformer T2. The signal is available at the Transmit test points, binding posts (J11, J13) or the Transmit bantam jack. Capacitor C12 prevents output stage imbalances from producing a DC current that may saturate the transformer, thus degrading its performance.



#### 4. RECEIVE CIRCUIT

The receive signal is input at either the Receive test points, binding posts (J4, J10) or the Receive bantam jack. The receive signal is transformer coupled to the CS61310 through the transformer T1.

The receive line is terminated by resistors R1-R2 to provide impedance matching and receiver return loss. They are socketed so the values may be changed according to the application. The evaluation board is supplied from the factory with 50  $\Omega$ resistors for terminating a 100  $\Omega$  twisted-pair T1 line. Capacitor C3 provides an AC ground reference for the differential input.

The recovered clock and data signals are available on BNC outputs labeled RCLK, RPOS, and RNEG. In Hardware and Host mode (with coder mode disabled), data is available on the RPOS and RNEG BNC. With coder mode enabled, data is available on the RDATA BNC output in unipolar format and bipolar violations are reported on the RNEG BNC connector.

#### 5. REFERENCE CLOCK

The CDB61310 requires a T1 reference clock for operation. This clock can be supplied by either a quartz crystal or an external reference. The evaluation board is supplied from the factory with a quartz crystal for T1 operations. In the case that both the external reference and the quartz crystal are applied, the external reference takes precedence.

#### 5.1 Quartz Crystal

A quartz crystal may be inserted at socket Y1. The quartz crystals operate at 4X the frequency of operation, or 6.176 MHz. HDR9 allows the XTAL\_IN pin to be pulled high or low to disable or enable the jitter attenuator.

#### 5.2 External Reference

An external reference of 1.544 MHz may be provided at the REFCLK BNC input. Header HDR7 must

be jumpered in the "MCLK" position to provide connectivity to the MCLK pin of the CS61310.

#### 5.3 LED Indicators

The four-LED pack D1 indicates signal states on LATN1, LATN2, LOS and NLOOP. The LOS LED indicator illuminates when the line interface receiver has detected a loss of signal. The NLOOP LED indicates if Network Loopback is in operation. The LATN1/LATN2 LED's indicate the attenuation level of the received signal below the nominal signal level. See Table 1 for details.

LATN1	LATN2	Attenuation Level (dB)
ON	ON	0
OFF	OFF	7.5
ON	OFF	15
OFF	ON	22.5

 Table 1. LATN Settings

#### 6. BUFFERING

Buffer U2 provides additional drive capability for the SW1 and Host mode connections. The buffer outputs are filtered with an (optional) RC network (not initially populated) to reduce the transients caused by buffer switching.

#### 7. TRANSFORMER SELECTION

The evaluation board is supplied from the factory with PE-64936 (1:1) and PE-65351 (1:2) transformers by Pulse Engineering. The socket T1 on the board is for the receive transformer and T2 is for transmit. Please see Table 2 for details on transformers selection.

	ТХ	RX		
Mode	Transformer	Transformer	R1-R2	R3-R4
T1 (100 Ω)	1:2	1:1	50 Ω	9.1 Ω

**Table 2. Transformer and Resistor Default Settings** 



#### 8. PROTOTYPING AREA

A prototyping area with power supply and ground connections is provided on the evaluation board. This area can be used to develop and test a variety of additional circuits such as framer devices, system synchronizer PLLs, or specialized interface logic.

#### 9. EVALUATION HINTS

- 1) The orientation of pin 1 for the CS61310 is marked by a small circle on the top-left side of the socket U1.
- Component locations R1-R4, Y1, T1 and T2 must have the correct values installed according to the application. All the necessary components are included with the evaluation board.

- Closing a DIP switch on SW1 sets the CS61310 control pin of the same name to logic 1.
- 4) When performing a manual loopback of the recovered signal to the transmit signal at the BNC connectors, the recovered data must be valid on the falling edge of RCLK to properly latch the data in the transmit direction.
- 5) A jumper can be placed on header HDR4 to provide a ground reference on TRING.

Properly terminate TTIP/TRING when evaluating the transmit output pulse shape. For more information concerning pulse shape evaluation, refer to the Crystal application note AN07 entitled "Measurement and Evaluation of Pulse Shapes in T1/E1 Transmission Systems."

Jumper	Position	Selection
HDR4 IN Grounds TRING on the line side of the transmit transform		Grounds TRING on the line side of the transmit transformer
HDR5 IN Grounds the line side of RRING through C2		Grounds the line side of RRING through C2
HDR6	INT	Host Mode operation, connects INT pin to the serial interface
	NLOOP_LED	Hardware Mode operation, connects NLOOP pin to the LED
HDR7 GND Grounds the MCLK pin		Grounds the MCLK pin
	MCLK	Connects the MCLK pin to the BNC
HDR8	IN	Pulls the TNEG pin high, for selecting the coder mode (TCLK has to be present to select Coder Mode)
HDR9	XTAL-HI	Pulls the pin XTALIN high
	XTAL-GND	Pulls the pin XTALIN to ground
HDR10 IN Must be shorted for Host Mode (TAOS/CLKE pin) or Hard		Must be shorted for Host Mode (TAOS/CLKE pin) or Hardware Mode (for DIP switch).
HDR11	OUT	Allows S2 to pull RLOOP and LLOOP high for RESET in Hardware Mode
	IN	Allows S2 to pull RLOOP, LLOOP, and TAOS high for enabling NLOOP in hardware mode
HDR12	Х	Not a jumper: provides access to the serial port signals plus signal grounds for cable.

**Table 3. Jumper Selections** 



#### 10. CDB61310 SOFTWARE

The CDB61310 can be configured in the host/software mode using the application CDB61310.EXE supplied with the board. This application allows the user to access all of the user programmable registers in the device. The program supplied with the board runs under Windows 95 and 98. A special version for Windows NT is available from the factory. Contact your nearest Cirrus Logic representative for details.

#### **10.1 Configure PC**

This function allows the user to set the address of the PC parallel port. The selection depends on the configuration of the user's PC. The Plug and Play (PnP) function of the operating system determines this address every time the PC is powered up, but it normally won't change the printer port address unless the configuration of the hardware has changed. There are two ways to determine the address of the parallel port: the safe method and the fast method.

The safe method is to double click on the My Computer icon on the desktop, double click on Control panel, then Double click on System. Select the Device Manager tab, then with "View devices by type" selected in the window that pops up, double click on Ports (COM & LPT). Click on the Printer Port icon that corresponds to the port that is connected to the CDB61310 evaluation board, then select Properties. On the Properties window, select the Resources tab, then read the I/O address in the Input/Output Range field. This is the address range to select for the CDB61310.

The fast method is to try the ports one by one, going to the Configure Part window every time to see which one allows the user to read from the device. when the wrong address is selected, the bit fields in this window will read either all zeroes or all ones. Going to the Configure Part window automatically issues a read command to the device, which will cause unpredictable results if the selected LPT port is connected to some device other than a CDB61310 evaluation board. Before using this method, the user is advised to disconnect all other devices from the LPT ports.

#### **10.2 Configure Part**

The Configure\_Part pull down menu has two options. The first is Control Register Configuration, which gives access to the control and status registers. The second is Transmitter RAM Configuration, which configures the Arbitrary Waveform Generator (AWG). See the CS61310 data sheet for information on programming these registers.

#### **10.3** Control Register Configuration

Selecting Control Register Configuration pulls up the register configuration window and automatically issues a read command to the CDB61310; the user must make sure that the software is configured to use the proper LPT port before this option is selected (see Configure PC above).

The register configuration window is shown in Figure 1 on page 7. The bits in the Control Registers (CNTL REG 1, CNTL REG 2, CNTL REG 3) are written by checking the box opposite to the individual bits in the "Write" columns, then clicking on the "Write Registers" button. This writes the displayed data to all three control registers, then automatically reads the control and status registers and displays the results in the "Read" columns. Since Control Register 1 is effectively a control register when it is written and a status register when it is read, the read status is decoded and displayed in the Read Status window.

The registers can also be read by clicking on the "Read Registers" button. All five registers are read when this command is selected.

The LATN REG register shows the current setting of the gain equalizer.

#### **10.4 Transmitter Ram Configuration**

When this command is selected, the software pops up a window which displays the contents of the



AWG RAM (see Figure 2 on page 8). Notice the six buttons along the bottom of this window.

**Modify Unit Interval** brings up the Transmitter RAM UI Config window, which allows the user to edit the contents of the AWG registers. It is described in the following section.

**Read from File** reads previously generated data from a file.

**Load to File** writes the currently displayed data into a file for later recovery using the Read from File command.

**Read from RAM** reads the current data from the AWG RAM and displays it in the current window.

Write to RAM writes the displayed data to the AWG RAM. This must be done before exiting to write the data to the device.

**Exit** returns control to the main CDB61310 menu. It does not automatically write the data to the CS61310.

#### **10.5 Modify Unit Interval**

The user modifies the data in the AWG RAM using the Transmitter RAM UI Config window (see Figure 3 on page 9). At the top of this window are three radio buttons used for selecting one of the three unit intervals. At the lower right is another set of radio buttons, one for each of the prestored waveforms in ROM (config 2 through config f). After having selected the desired UI and line configuration, clicking on the Read button will display the



Figure 1. Register Configuration Window



contents of the given waveform in the Time Slot fields. These values are displayed in hexadecimal format. The user can modify these values by clicking on the selection arrow and scrolling up and down through the possible values. After making the necessary modifications, the user clicks the "Save to UI" button to save the data for that UI to the PC's memory. When all three UI's have been saved, the new values are written to the AWG RAM on the device by going back to the Transmitter RAM Configuration window and clicking on the Write to RAM button.

These settings are reset to the initial state when the window is closed. The Save Screen and Restore Scrn buttons must be used if the user wishes to exit this window and come back to the same setup.



Figure 2. Transmitter RAM Configuration Window



Transmitter Ram UI Config 🛛 🛛 🔀					
Time Slot 1	Time Slot 8	Unit Interval UI1 UI2 UI3	🗖 RLoop		
Time Slot 2	Time Slot 9	Read ROM	Save Screen		
		Save to UI	Restore Scrn		
Time Slot 3	Time Slot 10	E	xit		
Time Slot 4	Time Slot 11	◯ config_2 E ◯ config_3 st			
Time Slot 5	Time Slot 12	C config_4 sl C config_5 sl C config_6 sl			
Time Slot 6	Time Slot 13	C config_7 sl C config_C l⊧ C config_D l⊧	OdB		
Time Slot 7	Time Slot 14	○ config_E I <sup>k</sup> ○ config_F I <sup>k</sup>	-		

Figure 3. Modify Unit Interval Window



Figure 4. CDB61310 Evaluation Board Schematic

CDB61310

DS440DB2







TOP SIDE

Figure 5. Board Layout - Top Layer



# 0

CDB61310

CRYSTAL SEMICONDUCTOR CS61310 Customer Demonstration Board CDB613108.0



BOTTOM SIDE Figure 6. Board Layout - Bottom Layer



### CRYSTAL SEMICONDUCTOR CS61310 Customer Demonstration Board CDB613108.0



