

# CS49300

# Multi-Standard Audio Decoder Family

#### Features

- CS4930X: DVD Audio Sub-family
  - PES layer decode for A/V sync
  - DVD Audio Pack Layer Support
  - Meridian Lossless Packing (MLP)™
  - Dolby Digital<sup>™</sup>
  - MPEG Multi-Channel
  - DTS Digital Surround<sup>™</sup>
- CS4931X: Broadcast Sub-family
  - PES layer decode for A/V sync
  - MPEG Advanced Audio Coding Algorithm (AAC)
  - MPEG Multi Channel
  - Dolby Digital
- CS4932X: AVR Sub-family
  - Dolby Digital with integrated code
  - DTS decoding with integrated DTS tables & code
  - Crystal Original Surround with integrated code
  - MPEG Advanced Audio Coding Algorithm (AAC)
  - MPEG Multi-Channel
- CS4933X: General Purpose Audio DSP
  - THX<sup>™</sup> and THX Surround EX
  - Car Audio
  - Mixer Applications
- Features are a super-set of the CS4923/4/5/6/7/8
  - 8 channel output, including dual zone output capability
  - Supports up to 192 kHz Fs @ 24 bit throughput
     Increased memory/MIPs
  - SRAM Interface for increased delay and buffer capability
  - MPEG Layer 3 (MP3)

#### Description

The CS493XX is a family of multichannel audio decoders intended to supersede the CS4923/4/5/6/7/8 family as the leader of audio decoding in both the DVD, broadcast and receiver markets. The family will be split into parts tailored for each of these distinct market segments.

For the DVD market, parts will be offered which support Meridian Lossless Packing (MLP), Dolby Digital, MPEG Multi-Channel, DTS and subsets thereof. For the receiver market, parts will be offered which support Dolby Digital, MPEG Multi-Channel, DTS, AAC and subsets thereof. For the broadcast market parts will be offered which support Dolby Digital, MPEG Advanced Audio Coding (AAC), and MPEG Multi-Channel.

Under the Crystal brand, Cirrus Logic is the only single supplier of high-performance 24-bit multi-standard audio DSP decoders, DSP firmware, and high-resolution data converters. This combination of DSPs, system firmware, and data converters simplify rapid creation of world-class high-fidelity products.

#### Ordering Information: See page 68

	APPLICATION	FEATURES
CS49300	DVD Audio	MLP, AC3, DTS and MPEG5.1
CS49310	Broadcast	AAC, AC3, MPEG5.1
CS49325	AVR	AC3(IBA), MPEG5.1
CS49326	AVR	AC3(IBA), DTS(IBA), MPEG5.1
CS49329	AVR	AC3(IBA), AAC, DTS, MPEG5.1, PCM Pass-through (IBA)
CS49330	Audio DSP	THX



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

#### CIRRUS LOGIC<sup>®</sup>

P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com Copyright © Cirrus Logic, Inc. 1999 (All Rights Reserved)



#### TABLE OF CONTENTS

1.	CHARACTERISTICS AND SPECIFICATIONS	6
	ABSOLUTE MAXIMUM RATINGS	6
	RECOMMENDED OPERATING CONDITIONS	6
	DIGITAL D.C. CHARACTERISTICS	6
	POWER SUPPLY CHARACTERISTICS	6
	SWITCHING CHARACTERISTICS — RESET	7
	SWITCHING CHARACTERISTICS—CLKIN	7
	SWITCHING CHARACTERISTICS-INTEL® HOST MODE	8
	SWITCHING CHARACTERISTICS—MOTOROLA® HOST MODE	10
	SWITCHING CHARACTERISTICS—DIGITAL AUDIO INPUT	16
	SWITCHING CHARACTERISTICS—CMPDAT, CMPCLK	17
	SWITCHING CHARACTERISTICS—PARALLEL DATA INPUT	17
	SWITCHING CHARACTERISTICS—DIGITAL AUDIO OUTPUT	18
2.	FAMILY OVERVIEW	20
	2.1 Multi-channel Decoder Family of Parts	20
3.	TYPICAL CONNECTION DIAGRAMS	21
	3.1 Multiplexed Pins	21
	3.2 Termination Requirements	22
	3.3 Phase Locked Loop Filter	22
4.	POWER	29
	4.1 Decoupling	29
	4.2 Analog Power Conditioning	29
	4.3 Ground	29
	4.4 Pads	29
5.	CLOCKING	29
6	CONTROL	30
•.	6.1 Serial Communication	30
	6.1.1 SPI Communication	30
	6.1.1.1 Writing in SPI	30
	6.1.1.2 Reading in SPI	31

#### **Contacting Cirrus Logic Support**

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/

Dolby and Dolby Pro Logic are registered trademarks, Dolby Digital is a trademark of Dolby Laboratories Licensing Corporation.

Intel is a registered trademark of Intel Corporation.

Motorola is a registered trademark of Motorola, Inc.

I<sup>2</sup>C is a registered trademark of Philips Semiconductor.

THX is a registered trademark of LucasArts Entertainment Company.

All other names are trademarks, registered trademarks, or service marks of their respective companies.

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication maybe used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or oher vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.

# CS49300



6.1.2 I <sup>2</sup> C Communication	32
6.1.2.1 Writing in I <sup>2</sup> C	34
6.1.2.2 Reading in I <sup>2</sup> C	34
6.1.3 INTREQ Behavior: A Special Case	
6.2 Parallel Host Communication	39
6.2.1 Intel Parallel Host Communication Mode	39
6.2.1.1 Writing a Byte in Intel Mode	41
6.2.1.2 Reading a Byte in Intel Mode	41
6.2.2 Motorola Parallel Host Communication Mode	42
6.2.2.1 Writing a Byte in Motorola Mode	42
6.2.2.2 Reading a Byte in Motorola Mode	43
6.2.3 Procedures for Parallel Host Mode Communication	43
6.2.3.1 Control Write in a Parallel Host Mode	43
6.2.3.2 Control Read in a Parallel Host Mode	44
	46
7. EATERNAL MEMORT	
8. BOOT PROCEDURE & RESET	48
8.1 Host Boot	48
8.2 Autoboot	50
8.2.1 Autoboot INTREQ Behavior	51
8.3 Internal Boot	53
8.4 Application Failure Boot Message	53
8.5 Resetting the CS493XX	53
9. DIGITAL INPUT & OUTPUT	54
9. DIGITAL INPUT & OUTPUT 9.1 Digital Audio Formats	<b>54</b> 54
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li></ul>	<b> 54</b> 54 54
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b> 54</b> 54 54 54
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 54 54 55
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 54 55 55
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 54 55 55 56
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 54 55 55 55 55 56 56
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 55 56 56 56
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 57
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li> <li>9.1.1 I<sup>2</sup>S</li> <li>9.1.2 Left Justified</li> <li>9.1.3 Multi-Channel</li> <li>9.2 Digital Audio Input Port</li> <li>9.3 Compressed Data Input Port</li> <li>9.4 Byte Wide Digital Audio Data Input</li> <li>9.4.1 Parallel Delivery with Parallel Control</li> <li>9.4.2 Parallel delivery with serial control</li> <li>9.5 Digital Audio Output Port</li> </ul>	<b>54</b> 54 54 55 55 55 55 56 56 56 56 57 57
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li> <li>9.1.1 I<sup>2</sup>S</li> <li>9.1.2 Left Justified</li> <li>9.1.3 Multi-Channel</li> <li>9.2 Digital Audio Input Port</li> <li>9.3 Compressed Data Input Port</li> <li>9.4 Byte Wide Digital Audio Data Input</li> <li>9.4.1 Parallel Delivery with Parallel Control</li> <li>9.4.2 Parallel delivery with serial control</li> <li>9.5 Digital Audio Output Port</li> <li>9.5.1 IEC60958 Output</li> </ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 57 57 58
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 57 57 57 58 <b>59</b>
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 57 57 57 57 57 57
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 56 57 57 57 57 57 57 58 59 59
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 57 57 57 57 57 57 57 57 57
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 56 57 57 57 57 57 57 57 57 58 59 59 59 59 59 59
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li> <li>9.1.1 I<sup>2</sup>S</li> <li>9.1.2 Left Justified</li> <li>9.1.3 Multi-Channel</li> <li>9.2 Digital Audio Input Port</li> <li>9.3 Compressed Data Input Port</li> <li>9.4 Byte Wide Digital Audio Data Input</li> <li>9.4.1 Parallel Delivery with Parallel Control</li> <li>9.4.2 Parallel delivery with serial control</li> <li>9.5 Digital Audio Output Port</li> <li>9.5.1 IEC60958 Output</li> </ul> <b>10.HARDWARE CONFIGURATION</b> <ul> <li>10.1 Address Checking</li> <li>10.2 Input</li> <li>10.2.1 Input Configuration Considerations</li> <li>10.3 Output</li> </ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 56 57 57 57 57 57 57 58 59 59 59 59 59 59 59 59 59
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li></ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 57 57 57 58 <b>59</b> 59 59 61 61 61 61 63
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li> <li>9.1.1 I<sup>2</sup>S</li> <li>9.1.2 Left Justified</li> <li>9.1.3 Multi-Channel</li> <li>9.2 Digital Audio Input Port</li> <li>9.3 Compressed Data Input Port</li> <li>9.4 Byte Wide Digital Audio Data Input</li> <li>9.4.1 Parallel Delivery with Parallel Control</li> <li>9.4.2 Parallel delivery with serial control</li> <li>9.5 Digital Audio Output Port</li> <li>9.5.1 IEC60958 Output</li> </ul> 10.1 Address Checking <ul> <li>10.2 Input</li> <li>10.2.1 Input Configuration Considerations</li> <li>10.3.1 Output Configuration Considerations</li> <li>10.4 Creating Hardware Configuration Messages</li> </ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 56 57 57 57 57 57 57 57 57 59 59 59 59 59 59 59 59 59 59 59 59 59
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li> <li>9.1.1 I<sup>2</sup>S</li> <li>9.1.2 Left Justified</li> <li>9.1.3 Multi-Channel</li> <li>9.2 Digital Audio Input Port</li> <li>9.3 Compressed Data Input Port</li> <li>9.4 Byte Wide Digital Audio Data Input</li> <li>9.4.1 Parallel Delivery with Parallel Control</li> <li>9.4.2 Parallel delivery with serial control</li> <li>9.5 Digital Audio Output Port</li> <li>9.5.1 IEC60958 Output</li> </ul> 10.HARDWARE CONFIGURATION <ul> <li>10.1 Address Checking</li> <li>10.2 Input</li> <li>10.2.1 Input Configuration Considerations</li> <li>10.3 Output</li> <li>10.3.1 Output Configuration Messages</li> </ul>	<b>54</b> 54 54 55 55 55 56 56 56 56 56 56 57 57 57 57 57 57 59 59 59 59 59 59 59 59 59 59 59
<ul> <li>9. DIGITAL INPUT &amp; OUTPUT</li> <li>9.1 Digital Audio Formats</li> <li>9.1.1 I<sup>2</sup>S</li> <li>9.1.2 Left Justified</li> <li>9.1.3 Multi-Channel</li> <li>9.2 Digital Audio Input Port</li> <li>9.3 Compressed Data Input Port</li> <li>9.4 Byte Wide Digital Audio Data Input</li> <li>9.4.1 Parallel Delivery with Parallel Control</li> <li>9.4.2 Parallel delivery with serial control</li> <li>9.5 Digital Audio Output Port</li> <li>9.5.1 IEC60958 Output</li> </ul> 10.1 Address Checking <ul> <li>10.2 Input</li> <li>10.2.1 Input Configuration Considerations</li> <li>10.3 Output</li> <li>10.4 Creating Hardware Configuration Messages</li> </ul> 11.PIN DESCRIPTIONS	<b>54</b> 54 54 55 55 55 56 56 56 56 56 56 57 57 57 57 58 <b>59</b> 59 59 61 61 61 61 61 63 <b>64</b>



# LIST OF FIGURES

Figure 1. RESET Timing	7
Figure 2. CLKIN with CLKSEL = VSS = PLL Enable	7
Figure 3. CLKIN with CLKSEL = VD = PLL Bypass	7
Figure 4. Intel <sup>®</sup> Parallel Host Mode Read Cycle	9
Figure 5. Intel <sup>®</sup> Parallel Host Mode Write Cycle	9
Figure 6. Motorola <sup>®</sup> Parallel Host Mode Read Cycle	. 11
Figure 7. Motorola <sup>®</sup> Parallel Host Mode Write Cycle	. 11
Figure 8. Digital Audio Input Data, Master and Slave Clock Timing	. 16
Figure 9. Serial Compressed Data Timing	. 17
Figure 10. Parallel Data Timing (when not in a parallel control mode)	. 17
Figure 11. Digital Audio Output Data, Input and Output Clock Timing	. 19
Figure 12. I <sup>2</sup> C <sup>®</sup> Control	. 23
Figure 13. I <sup>2</sup> C <sup>®</sup> Control with External Memory	. 24
Figure 14. SPI <sup>®</sup> Control	. 25
Figure 15. SPI <sup>®</sup> Control with External Memory	. 26
Figure 16. Intel <sup>®</sup> Parallel Control Mode	. 27
Figure 17. Motorola <sup>®</sup> Parallel Control Mode	. 28
Figure 18. SPI Write Flow Diagram	. 31
Figure 19. SPI Read Flow Diagram	. 31
Figure 20. SPI Timing	. 33
Figure 21. I <sup>2</sup> C Write Flow Diagram	. 34
Figure 22. I <sup>2</sup> C Read Flow Diagram	. 35
Figure 23. I <sup>2</sup> C Timing	. 37
Figure 24. Intel Mode, One-Byte Write Flow Diagram	. 41
Figure 25. Intel Mode, One-Byte Read Flow Diagram	. 42
Figure 26. Motorola Mode, One-Byte Write Flow Diagram	. 43
Figure 27. Motorola Mode, One-Byte Read Flow Diagram	. 43
Figure 28. Typical Parallel Host Mode Control Write Sequence Flow Diagram	. 44
Figure 29. Typical Parallel Host Mode Control Read Sequence Flow Diagram	. 45
Figure 30. External Memory Interface	. 47
Figure 31. External Memory Read (16 bit address)	. 47
Figure 32. External Memory Write (16 bit address)	. 47
Figure 33. Typical Serial Boot and Download Procedure	. 49
Figure 34. Autoboot Timing Diagram	. 50
Figure 35. Autoboot Sequence	. 52
Figure 36. Autoboot INTREQ Behavior	. 53
Figure 37. Performing a Reset	. 54
Figure 38. I <sup>∠</sup> S <sup>⊮</sup> Format	. 55
Figure 39. Left Justified Format (Rising Edge Valid SCLK)	. 55
Figure 40. Multi-Channel Format	. 55



# LIST OF TABLES

Table 1. PLL Filter Component Values	. 22
Table 2. Host Modes	. 30
Table 3. SPI Communication Signals	. 30
Table 4. I <sup>2</sup> C Communication Signals	. 32
Table 5. Parallel Input/Output Registers	. 40
Table 6. Intel Mode Communication Signals	. 41
Table 7. Motorola Mode Communication Signals	. 42
Table 8. Memory Interface Pins	. 46
Table 9. Boot Write Messages	. 48
Table 10. Boot Read Messages	. 48
Table 11. Digital Audio Input Port	. 55
Table 12. Compressed Data Input Port	. 56
Table 13. Digital Audio Output Port	. 57
Table 14. MCLK/SCLK Master Mode Ratios	. 58
Table 15. Output Channel Mapping	. 58
Table 16. Input Data Type Configuration	. 60
Table 17. Input Data Format Configuration	. 60
Table 18. Input SCLK Polarity Configuration	. 61
Table 19. FIFO Setup Configuration	. 61
Table 20. Output Clock Configuration	. 61
Table 21. Output Data Format Configuration	. 62
Table 22. Output MCLK Configuration	. 62
Table 23. Output SCLK Configuration	. 62
Table 24. Output SCLK Polarity Configuration	. 62
Table 25. Example Values to be Sent to CS493XX After Download or Soft Reset	. 63



## 1. CHARACTERISTICS AND SPECIFICATIONS

# ABSOLUTE MAXIMUM RATINGS.

(AGND, DGND = 0 V; all voltages with respect to 0 V)

Parameter		Symbol	Min	Max	Unit
DC power supplies:	Positive digital Positive analog	VD VA	-0.3 -0.3	2.75 2.75	V V
	VA  –  VD		-	0.3	v
Input current, any pin except supplies		I <sub>in</sub>	-	±10	mA
Digital input voltage		V <sub>IND</sub>	-0.3	3.63	V
Storage temperature		T <sub>stg</sub>	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

# **RECOMMENDED OPERATING CONDITIONS.**

(AGND, DGND = 0 V; all voltages with respect to 0 V)

Parameter		Symbol	Min	Тур	Max	Unit
DC power supplies:	Positive digital	VD	2.37	2.5	2.63	V
	Positive analog	VA	2.37	2.5	2.63	V
	VA  –  VD		-	-	0.3	V
Ambient operating temperature		T <sub>A</sub>	0	-	70	°C

# DIGITAL D.C. CHARACTERISTICS.

 $(T_A = 25 \degree C; VA, VD[3:1] = 2.5 V \pm 5\%;$  measurements performed under static conditions.)

Parameter	Symbol	Min	Тур	Max	Unit
High-level input voltage	V <sub>IH</sub>	2.0	-	-	V
Low-level input voltage	V <sub>IL</sub>	-	-	0.8	V
High-level output voltage at $I_0 = -2.0 \text{ mA}$	V <sub>OH</sub>	$VD \times 0.9$	-	-	V
Low-level output voltage at $I_0 = 2.0 \text{ mA}$	V <sub>OL</sub>	-	-	$VD \times 0.1$	V
Input leakage current	l <sub>in</sub>	-	-	1.0	μA

# POWER SUPPLY CHARACTERISTICS.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; measurements performed under operating conditions)

	Parameter	Symbol	Min	Тур	Max	Unit
Power supply current:	Digital operating: VD[3:1]		-	200	230	mA
	Analog operating: VA		-	1.7	2	mA



# SWITCHING CHARACTERISTICS — RESET.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter	Symbol	Min	Max	Unit
RESET minimum pulse width low (Note 1)	T <sub>rstl</sub>	100	-	μs
All bidirectional pins high-Z after RESET low	T <sub>rst2z</sub>	-	50	ns
Configuration bits setup before RESET high	T <sub>rstsu</sub>	50	-	ns
Configuration bits hold after RESET high	T <sub>rsthld</sub>	15	-	ns

Notes: 1. The minimum RE<u>SE</u>T pulse listed above is valid only when using pull-up/pull-down resistors of 4.7kΩ or smaller on the RD and WR mode pins. T<sub>rstl</sub> is not guaranteed for pull-up/pull-down resistors larger than 4.7kΩ.



Figure 1. RESET Timing

# SWITCHING CHARACTERISTICS—CLKIN

 $(T_A = 25 \text{ °C}; \text{ VA}, \text{ VD}[3:1] = 2.5 \text{ V} \pm 5\%; \text{ Inputs: Logic 0 = DGND, Logic 1 = VD, C_L = 20 pF})$ 

Parameter	Symbol	Min	Max	Unit
CLKIN period for internal DSP clock mode	T <sub>clki</sub>	16	3800	ns
CLKIN high time for internal DSP clock mode	T <sub>clkih</sub>	8		ns
CLKIN low time for internal DSP clock mode	T <sub>clkil</sub>	8		ns
CLKIN period for external DSP clock mode	T <sub>clke</sub>	16	25	ns
CLKIN high time for external DSP clock mode	T <sub>clkeh</sub>	8		ns
CLKIN low time for external DSP clock mode	T <sub>clkel</sub>	8		ns



Figure 2. CLKIN with CLKSEL = VSS = PLL Enable



Figure 3. CLKIN with CLKSEL = VD = PLL Bypass

# SWITCHING CHARACTERISTICS—INTEL® HOST MODE.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter		Symbol	Min	Max	Unit
Address setup before $\overline{CS}$ and $\overline{RD}$ low or $\overline{CS}$ and $\overline{V}$	VR low	T <sub>ias</sub>	5	-	ns
Address hold time after $\overline{CS}$ and $\overline{RD}$ low or $\overline{CS}$ and	WR low	T <sub>iah</sub>	5	-	ns
Delay between $\overline{RD}$ then $\overline{CS}$ low or $\overline{CS}$ then $\overline{RD}$ low	N	T <sub>icdr</sub>	0	8	ns
Data valid after $\overline{CS}$ and $\overline{RD}$ low		T <sub>idd</sub>	-	20	ns
CS and RD low for read	(Note 2)	T <sub>irpw</sub>	DCLK + 10	-	ns
Data hold time after CS or RD high		T <sub>idhr</sub>	5	-	ns
Data high-Z after $\overline{CS}$ or $\overline{RD}$ high	(Note 3)	T <sub>idis</sub>	-	15	ns
$\overline{CS}$ or $\overline{RD}$ high to $\overline{CS}$ and $\overline{RD}$ low for next read	(Note 2)	T <sub>ird</sub>	2*DCLK + 10	-	ns
$\overline{CS}$ or $\overline{RD}$ high to $\overline{CS}$ and $\overline{WR}$ low for next write	(Note 2)	T <sub>irdtw</sub>	2*DCLK + 10	-	ns
Delay between $\overline{WR}$ then $\overline{CS}$ low or $\overline{CS}$ then $\overline{WR}$ lo	W	T <sub>icdw</sub>	0	8	ns
Data setup before CS or WR high		T <sub>idsu</sub>	20	-	ns
CS and WR low for write	(Note 2)	T <sub>iwpw</sub>	DCLK + 10	-	ns
Data hold after CS or WR high		T <sub>idhw</sub>	5	-	ns
$\overline{CS}$ or $\overline{WR}$ high to $\overline{CS}$ and $\overline{RD}$ low for next read	(Note 2)	T <sub>iwtrd</sub>	2*DCLK + 10	-	ns
$\overline{CS}$ or $\overline{WR}$ high to $\overline{CS}$ and $\overline{WR}$ low for next write	(Note 2)	T <sub>iwd</sub>	2*DCLK + 10	-	ns

Notes: 2. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can be defined as follows:

External CLKIN Mode: DCLK == CLKIN/4 before and during boot DCLK == CLKIN after boot

Internal Clock Mode: DCLK == 10MHz before and during boot, i.e. DCLK == 100ns DCLK == 65 MHz after boot, i.e. DCLK == 15.4ns

It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application.

3. This specification is characterized but not production tested.







Figure 5. Intel<sup>®</sup> Parallel Host Mode Write Cycle

# SWITCHING CHARACTERISTICS—MOTOROLA® HOST MODE.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter	Symbol	Min	Max	Unit
Address setup before CS and DS low	T <sub>mas</sub>	5	-	ns
Address hold time after $\overline{CS}$ and $\overline{DS}$ low	T <sub>mah</sub>	5	-	ns
Delay between DS then CS low or CS then DS low	T <sub>mcdr</sub>	0	8	ns
Data valid after $\overline{CS}$ and $\overline{DS}$ low with R/W high	T <sub>mdd</sub>	-	20	ns
CS and DS low for read (Note 4)	T <sub>mrpw</sub>	DCLK + 10	-	ns
Data hold time after $\overline{CS}$ or $\overline{DS}$ high after read	T <sub>mdhr</sub>	5	-	ns
Data high-Z after $\overline{CS}$ or $\overline{DS}$ high low after read (Note 5)	T <sub>mdis</sub>	-	15	ns
$\overline{\text{CS}}$ or $\overline{\text{DS}}$ high to $\overline{\text{CS}}$ and $\overline{\text{DS}}$ low for next read (Note 4)	T <sub>mrd</sub>	2*DCLK + 10	-	ns
$\overline{\text{CS}}$ or $\overline{\text{DS}}$ high to $\overline{\text{CS}}$ and $\overline{\text{DS}}$ low for next write (Note 4)	T <sub>mrdtw</sub>	2*DCLK + 10	-	ns
Delay between $\overline{\text{DS}}$ then $\overline{\text{CS}}$ low or $\overline{\text{CS}}$ then $\overline{\text{DS}}$ low	T <sub>mcdw</sub>	0	8	ns
Data setup before CS or DS high	T <sub>mdsu</sub>	20	-	ns
CS and DS low for write         (Note 4)	T <sub>mwpw</sub>	DCLK + 10	-	ns
$R/\overline{W}$ setup before $\overline{CS}$ or $\overline{DS}$ low	T <sub>mrwsu</sub>	5	-	ns
$R/\overline{W}$ hold time after $\overline{CS}$ or $\overline{DS}$ high	T <sub>mrwhld</sub>	5	-	ns
Data hold after $\overline{CS}$ or $\overline{DS}$ high	T <sub>mdhw</sub>	5	-	ns
$\overline{CS}$ or $\overline{DS}$ high to $\overline{CS}$ and $\overline{DS}$ low with R/W high for next read (Note 4)	T <sub>mwtrd</sub>	2*DCLK + 10	-	ns
$\overline{CS}$ or $\overline{DS}$ high to $\overline{CS}$ and $\overline{DS}$ low for next write (Note 4)	T <sub>mwd</sub>	2*DCLK + 10	-	ns

Notes: 4. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can be defined as follows:

External CLKIN Mode: DCLK == CLKIN/4 before and during boot DCLK == CLKIN after boot

Internal Clock Mode: DCLK == 10MHz before and during boot, i.e. DCLK == 100ns DCLK == 65 MHz after boot, i.e. DCLK == 15.4ns

It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application.

5. This specification is characterized but not production tested.





Figure 6. Motorola<sup>®</sup> Parallel Host Mode Read Cycle



Figure 7. Motorola<sup>®</sup> Parallel Host Mode Write Cycle



# SWITCHING CHARACTERISTICS—SPI® CONTROL PORT.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter		Symbol	Min	Max	Units
SCCLK clock frequency	(Note 6)	f <sub>sck</sub>	-	2000	kHz
CS falling to SCCLK rising		t <sub>css</sub>	20	-	ns
Rise time of SCCLK line	(Note 12)	t <sub>r</sub>	-	50	ns
Fall time of SCCLK lines	(Note 12)	t <sub>f</sub>	-	50	ns
SCCLK low time		t <sub>scl</sub>	150	-	ns
SCCLK high time		t <sub>sch</sub>	150	-	ns
Setup time SCDIN to SCCLK rising		t <sub>cdisu</sub>	50	-	ns
Hold time SCCLK rising to SCDIN	(Note 7)	t <sub>cdih</sub>	50	-	ns
Transition time from SCCLK to SCDOUT valid	(Note 8)	t <sub>scdov</sub>	-	40	ns
Time from SCCLK rising to INTREQ rising	(Note 9)	t <sub>scrh</sub>	-	200	ns
Rise time for INTREQ	(Note 9)	t <sub>rr</sub>	-	(Note 11)	ns
Hold time for INTREQ from SCCLK rising	(Note 10, 12)	t <sub>scrl</sub>	0	-	ns
Time from SCCLK falling to CS rising		t <sub>sccsh</sub>	20	-	ns
High time between active CS		t <sub>csht</sub>	200	-	ns
Time from CS rising to SCDOUT high-Z	(Note 12)	t <sub>cscdo</sub>		20	ns

Notes: 6. The specification f<sub>sck</sub> indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the software. The relevant application code user's manual should be consulted for the software speed limitations.

- 7. Data must be held for sufficient time to bridge the 50 ns transition time of SCCLK.
- 8. SCDOUT should *not* be sampled during this time period.
- 9. INTREQ goes high only if there is no data to be read from the DSP at the rising edge of SCCLK for the second-to-last bit of the last byte of data during a read operation as shown.
- 10. If INTREQ goes high as indicated in (Note 9), then INTREQ is guaranteed to remain high until the next rising edge of SCCLK. If there is more data to be read at this time, INTREQ goes active low again. Treat this condition as a new read transaction. Raise <u>chip</u> select to end the current read transaction and then drop it, followed by the 7-bit address and the R/W bit (set to 1 for a read) to start a new read transaction.
- 11. With a 4.7k Ohm pull-up resistor this value is typically 215ns. As this pin is open drain adjusting the pull up value will affect the rise time.
- 12. This time is by design and not tested.









# SWITCHING CHARACTERISTICS— I<sup>2</sup>C<sup>®</sup> CONTROL PORT.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter		Symbol	Min	Max	Units
SCCLK clock frequency (N	Note 13)	f <sub>scl</sub>		400	kHz
Bus free time between transmissions		t <sub>buf</sub>	4.7		μs
Start-condition hold time (prior to first clock pulse)		t <sub>hdst</sub>	4.0		μs
Clock low time		t <sub>low</sub>	1.2		μs
Clock high time		t <sub>high</sub>	1.0		μs
SCDIO setup time to SCCLK rising		t <sub>sud</sub>	250		ns
SCDIO hold time from SCCLK falling (N	Note 14)	t <sub>hdd</sub>	0		μs
Rise time of SCCLK (Note 15), (N	Note 19)	t <sub>r</sub>		50	ns
Fall time of SCCLK (N	Note 19)	t <sub>f</sub>		300	ns
Time from SCCLK falling to CS493XX ACK		t <sub>sca</sub>		40	ns
Time from SCCLK falling to SCDIO valid during read operation		t <sub>scsdv</sub>		40	ns
Time from SCCLK rising to INTREQ rising (N	Note 16)	t <sub>scrh</sub>		200	ns
Hold time for INTREQ from SCCLK rising (N	Note 17)	t <sub>scrl</sub>	0		ns
Rise time for INTREQ (N	Note 18)	t <sub>rr</sub>		**	ns
Setup time for stop condition		t <sub>susp</sub>	4.7		μs

Notes:. 13. The specification f<sub>scl</sub> indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the software. The relevant application code user's manual should be consulted for the software speed limitations.

- 14. Data must be held for sufficient time to bridge the 300-ns transition time of SCCLK. This hold time is by design and not tested.
- 15. This rise time is shorter than that recommended by the I<sup>2</sup>C specifications. For more information, see the section on SCP communications.
- 16. INTREQ goes high only if there is no data to be read from the DSP at the rising edge of SCCLK for the last data bit of the last byte of data during a read operation as shown.
- 17. If INTREQ goes high as indicated in Note 8, then INTREQ is guaranteed to remain high until the next rising edge of SCCLK. If there is more data to be read at this time, INTREQ goes active low again. Treat this condition as a new read transaction. Send a new start condition followed by the 7-bit address and the R/W bit (set to 1 for a read). This time is by design and is not tested.
- 18. With a 4.7k Ohm pull-up resistor this value is typically 215ns. As this pin is open drain adjusting the pull up value will affect the rise time.
- 19. This time is by design and not tested.







# SWITCHING CHARACTERISTICS—DIGITAL AUDIO INPUT.

 $(T_A = 25 \text{ °C}; \text{ VA}, \text{ VD}[3:1] = 2.5 \text{ V} \pm 5\%; \text{ Inputs: Logic 0 = DGND, Logic 1 = VD, C_L = 20 pF})$ 

Parameter		Symbol	Min	Max	Unit
SCLKN1(2) period for both Master and Slave mode	(Note 20)	T <sub>sclki</sub>	40	-	ns
SCLKN1(2) duty cycle for Master and Slave mode	(Note 20)		45	55	%
Master Mode	(Note 20,21)				
LRCLKN1(2) delay after SCLKN1(2) transition	(Note 22)	T <sub>lrds</sub>	-	10	ns
SDATAN1(2) setup to SCLKN1(2) transition	(Note 23)	T <sub>sdsum</sub>	10	-	ns
SDATAN1(2) hold time after SCLKN1(2) transition	(Note 23)	T <sub>sdhm</sub>	5	-	ns
Slave Mode	(Note 24)				
Time from active edge of SCLKN1(2) to LRCLKN1(2) transition		T <sub>stlr</sub>	10	-	ns
Time from LRCLKN1(2) transition to SCLKN1(2) active edge		T <sub>Irts</sub>	10	-	ns
SDATAN1(2) setup to SCLKN1(2) transition	(Note 23)	T <sub>sdsus</sub>	5	-	ns
SDATAN1(2) hold time after SCLKN1(2) transition	(Note 23)	T <sub>sdhs</sub>	5	-	ns

Notes: 20. Master mode timing specifications are characterized, not production tested.

- 21. Master mode is defined as the CS493XX driving LRCLKN1(2) and SCLKN1(2). Master or Slave mode can be programmed.
- 22. This timing parameter is defined from the non-active edge of SCLKN1(2). The active edge of SCLKN1(2) is the point at which the data is valid.
- 23. This timing parameter is defined from the active edge of SCLKN1(2). The active edge of SCLKN1(2) is the point at which the data is valid.
- 24. Slave mode is defined as SCLKN1(2) and LRCLKN1(2) being driven by an external source.



#### MASTER MODE



# SWITCHING CHARACTERISTICS—CMPDAT, CMPCLK.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter	Symbol	Min	Max	Unit
Serial compressed data clock CMPCLK period	T <sub>cmpclk</sub>	-	27	MHz
CMPDAT setup before CMPCLK high	T <sub>cmpsu</sub>	5	-	ns
CMPDAT hold after CMPCLK high	T <sub>cmphld</sub>	3	-	ns



Figure 9. Serial Compressed Data Timing

# SWITCHING CHARACTERISTICS—PARALLEL DATA INPUT

 $(T_A = 25 \text{ °C}; \text{ VA}, \text{ VD}[3:1] = 2.5 \text{ V} \pm 5\%; \text{ Inputs: Logic 0 = DGND, Logic 1 = VD, C_L = 20 pF})$ 

Parameter	Symbol	Min	Max	Unit
CMPCLK Period	T <sub>cmpclk</sub>	4*DCLK + 10		ns
DATA[7:0] setup before CMPCLK high	T <sub>cmpsu</sub>	10		ns
DATA[7:0] hold after CMPCLK high	T <sub>cmphld</sub>	10		ns

Notes: 25. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can be defined as follows:

External CLKIN Mode: DCLK == CLKIN/4 before and during boot DCLK == CLKIN after boot

Internal Clock Mode: DCLK == 10MHz before and during boot, i.e. DCLK == 100ns DCLK == 65 MHz after boot, i.e. DCLK == 15.4ns

It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application.







# SWITCHING CHARACTERISTICS—DIGITAL AUDIO OUTPUT.

(T<sub>A</sub> = 25 °C; VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>L</sub> = 20 pF)

Parameter		Symbol	Min	Max	Unit
MCLK period	(Note 26)	T <sub>mclk</sub>	40	-	ns
MCLK duty cycle	(Note 26)		40	60	%
SCLK period for Master or Slave mode	(Note 27)	T <sub>sclk</sub>	40	-	ns
SCLK duty cycle for Master or Slave mode	(Note 27)		45	55	%
Master Mode	(Note 27,28)				
SCLK delay from MCLK rising edge, MCLK as an input		T <sub>sdmi</sub>		15	ns
SCLK delay from MCLK rising edge, MCLK as an output		T <sub>sdmo</sub>	-5	10	ns
LRCLK delay from SCLK transition	(Note 29)	T <sub>lrds</sub>		10	ns
AUDATA2–0 delay from SCLK transition	(Note 29)	T <sub>adsm</sub>		10	ns
Slave Mode	(Note 30)				
Time from active edge of SCLKN1(2) to LRCLK	N1(2) transition	T <sub>stlr</sub>	10	-	ns
Time from LRCLKN1(2) transition to SCLKN1(2)	) active edge	T <sub>lrts</sub>	10	-	ns
AUDATA2–0 delay from SCLK transition	(Note 29,31)	T <sub>adss</sub>		15	ns

Notes: 26. MCLK can be an input or an output. These specifications apply for both cases.

- 27. Master mode timing specifications are characterized, not production tested.
- 28. Master mode is defined as the CS493XX driving both SCLK and LRCLK. When MCLK is an input, it is divided to produce SCLK and LRCLK.
- 29. This timing parameter is defined from the non-active edge of SCLK. The active edge of SCLK is the point at which the data is valid.
- 30. Slave mode is defined as SCLK and LRCLK being driven by an external source.
- 31. This specification is characterized, not production tested.





Figure 11. Digital Audio Output Data, Input and Output Clock Timing



## 2. FAMILY OVERVIEW

The CS49300 family contains system on a chip solutions for multi-channel audio decompression and digital signal processing. The CS49300 family is split into 4 sub-families targeted at the DVD, broadcast and audio/video receiver (AVR), and effects and post processing markets.

This document focuses on the electrical features and characteristics of these parts. Different features are described from a hardware design perspective. It should be understood that not all of the features portrayed in this document are supported by all of the versions of application code available. The application code user's guides should be consulted to confirm which hardware features are supported by the software.

The parts use a combination of internal ROM and RAM. Depending on the application being used, a download of application software may be required each time the part is powered up. This document uses "download" and "code load" interchangeably. These terms should be interpreted as meaning the transfer of application code into the internal memory of the part from either an external microcontroller or through the autoboot procedure.

# 2.1. Multi-channel Decoder Family of Parts

*CS4930X - DVD Audio Sub-family*. The CS4930X sub-family is targeted at audio decoding in the DVD. Specifically the CS4930X sub-family will support the following decode standards:

- Meridian Lossless Packing (MLP)
- Dolby Digital
- MPEG Multi-Channel
- MPEG Layer 3 (MP3)
- DTS Decoding

The part will also support PES layer decode for audio/video synchronization and DVD Audio Pack layer support. The CS49300 will support all of the above decode standards while other parts in the CS4930X sub-family will decode subsets of the above audio decoding standards.

*CS4931X - Broadcast Sub-family*. The CS4931X sub-family is targeted at audio decoding in the broadcast markets in systems such as digital TV, HDTV, set-top boxes and digital audio broadcast units (digital radios). Specifically the CS4931X sub-family will support the following decode standards:

- MPEG Advanced Audio Coding Algorithm (AAC)
- MPEG Multi-Channel
- MPEG Layer 3 (MP3)
- Dolby Digital

The part will also support PES layer decode for audio/video synchronization. The CS49310 will support all of the above decode standards while other parts in the CS4931X sub-family will decode subsets of the above audio decoding standards.

**CS4932X** - Audio/Video Receiver (AVR) Subfamily. The CS4932X sub-family is targeted at audio decoding in the audio/video receiver markets. Typical applications will include amplifiers with integrated decoding capability, outboard decoder pre-amplifiers, car radios and any system where the compressed audio is received in an IEC61937 format. Specifically the CS4932X sub-family will support the following decode standards:

- Dolby Digital
- MPEG Advanced Audio Coding Algorithm (AAC)
- MPEG Multi-Channel
- MPEG Layer 3 (MP3)
- DTS

The CS49326 will support all of the above decode standards while other parts in the CS4932X sub-family will decode subsets of the above audio decoding standards.



Except for the CS49329 which offers AAC support this subfamily will offer integrated ROM support for the AC3 code, DTS code, Crystal Original Surround code and DTS tables. The CS49329 will require an external download for all applications but will still support the DTS tables on chip.

*CS4933X - Effects & Post Processing Sub-family*. The CS4933X sub-family is targeted at any system that may require post processing or multi-channel effects processing. Typical applications will include multi-channel amplifiers, outboard preamplifiers, HDTVs and car radios. Specifically the CS4933X sub-family will support the following:

- THX<sup>®</sup>
- Multi-Channel Effects Processing
- Car Audio
- Mixer Applications

This sub-family will continue to grow as more post processing algorithms are supported.

This data sheet covers the CS4930X, CS4931X, CS4932X and CS4933X sub families. These parts identical from an external electrical are perspective. Internally, each part has been tailored for supporting different decoding standards. For this document individual part numbers have been replaced by CS493XX if the description applies to the entire CS49300 family. If a description only applies to a particular sub-family, CS4930X, CS4931X, CS4932X or CS4933X will be used. When CS4930X, CS4931X, CS4932X or CS4933X is used, this should be interpreted as applying to all parts within the particular subfamily.

# 3. TYPICAL CONNECTION DIAGRAMS

Six typical connection diagrams have been presented to illustrate using the part with the different communication modes available. They are as follows: Figure 12:  $I^2C^{\mathbb{R}}$  Control

Figure 13:  $I^2C^{\mathbb{R}}$  Control with External Memory

Figure 14: SPI<sup>®</sup> Control

Figure 15: SPI<sup>®</sup> Control with External Memory

Figure 16: Intel<sup>®</sup> Parallel Control Mode

Figure 17: Motorola<sup>®</sup> Parallel Control Mode

The following should be noted when viewing the typical connection diagrams:

The pins are grouped functionally in each of the typical connection diagrams. Please be aware that the CS493XX symbol may appear differently in each diagram.

The external memory interface is only supported when a serial communication mode has been chosen.

The typical connection diagrams demonstrate the PLL being used (CLKSEL is pulled low). To use CLKIN as the DSP clock, CLKSEL should be pulled high. The system designer must be aware that certain software features may not be available if external CLKIN is used as the DSP must run slower when external CLKIN is used. The system designer should also be aware of additional duty cycle requirements when using external CLKIN as a DSP clock. It is highly suggested that the system designer use the PLL and pull CLKSEL low.

# 3.1. Multiplexed Pins

The CS493XX family of digital signal processors (DSPs) incorporate a large amount of flexibility into a 44 pin package. Because of the high degree of integration, many of these pins are internally multiplexed to serve multiple purposes. Some pins are designed to operate in one mode at power up, and serve a different purpose when the DSP is running. Other pins have functionality which can be controlled by the application running on the DSP. In order to better explain the behavior of the part, the pins which are multiplexed have been given multiple names. Each name is specific to the pin's operation in a particular mode.



An example of this would be the use of pin 20 in one of the serial control modes. During the boot period of the CS493XX, pin 20 is called ABOOT. ABOOT is sampled on the rising edge of RESET. If ABOOT is high the host must download code to the DSP. If ABOOT is low when sampled, the CS493XX goes into autoboot mode and loads itself with code by generating addresses and reading data on EMAD[7:0]. When the part has been loaded with code and is running an application, however, pin 20 is called INTREQ. INTREQ is an open drain output used to inform the host that the DSP has an outgoing message which should be read.

In this document, pins will be referred to by their functionality. The section "Pin Descriptions" on page 64 describes each pin of the CS493XX and lists all of its names. Please refer to the Section 11 "Pin Descriptions" -- page 64 when exact pin numbers are in question.

The part has 12 general purpose input and output (GPIO[11:0]) pins that all have multiple functionality. While in one of the parallel communication modes (see section 6.2), these pins used to implement the parallel host are communication interface. While in one of the serial host modes these pins are used to implement an external memory interface. Alternatively while in one of the serial host modes these pins could be used for another general purpose if the application code has been programmed to support the special purpose. In this document the pins are referenced by the name corresponding to their particular use. Sometimes GPIO[11:0], or some subset thereof, is used when referring to the pins in a general sense.

#### 3.2. Termination Requirements

The CS493XX incorporates open drain pins which must be pulled high for proper operation.  $\overline{\text{INTREQ}}$ (pin 20) is always an open drain pin which requires a pull-up for proper operation. When in the I<sup>2</sup>C serial communication mode, the SCDIO signal (pin 19) is open drain and thus requires a pull-up for proper operation.

Due to the internal, multiplexed design of the pins, certain signals may or may not require termination depending on the mode being used. If a parallel host communication mode is not being used, GPIO[11:0] must be terminated or driven as these pins will come up as high impedance inputs and will be prone to oscillation if they are left floating. The specific termination requirements may vary since the state of some of the GPIO pins will determine the communication mode at the rising edge of reset (please see Section 6 "Control" -- page 30 for more information). For the explicit termination requirements of each communication mode please see the typical connection diagrams.

Generally a 4.7k Ohm resistor is recommended for open drain pins. The communication mode setting pins (please see Section 6 "Control" -- page 30 for more information) should also be terminated with a 4.7k resistor. A 10k Ohm resistor is sufficient for the GPIO pins and unused inputs.

## 3.3. Phase Locked Loop Filter

The internal phase locked loop (PLL) of the CS493XX requires an external filter for successful operation. The topology of this filter is shown in the typical connection diagrams. The component values are shown below. Care should be taken when laying out the filter circuitry to minimize trace lengths and to avoid any close routing of high frequency signals. Any noise coupled on to the filter circuit will be directly coupled into the PLL, which could affect performance.

Reference Designator	Value
C1	2.2uF
C2	470pF
C3	10nF
R1	33k Ohm

 Table 1. PLL Filter Component Values





Figure 12. I<sup>2</sup>C<sup>®</sup> Control

23

CS49300







Figure 13. I<sup>2</sup>C<sup>®</sup> Control with External Memory



NOTE: A capacitor pair (1 uF and 0.1 uF) must be supplied for each power pin. NOTE: +2.5VA is simply +2.5VD after filtering through the ferrite bead. Pin 32 must be referenced to +2.5VA

FERRITE BEAD

+\_\_\_1 uF

\_\_\_\_0.1 ul

0.1 uF

+\_\_\_1 uF

0.1 uF

+2.<u>5</u>VA

0.1 uF + 47 uF

+\_\_\_1 uF

Figure 14. SPI<sup>®</sup> Control



+2.5V Supply (+2.5VD)



SYSTEM

MICRO

EXTERNAL ROM

/CE

A[15:8]

A[7:0]

D[7:0]

/0E

CONTROLLER

OCTAL F/F

Q[7:0]

D[7:0]

<

INTERFACE

SPLI

<

OCTAL F/F

Q[7:0]

D[7:0]

<

+2.5V Supply (+2.5VD)

+\_\_\_1 uF

ģ

Resistor Pack

0.1 uF + 1 uF

+2.5VD

\$ \$

0.1 uF

+ 1 uF \_\_\_\_0.1 ul

+2.5VD

XEA XA

ž

38 DC



DACs

DIR or ADCs

OSCILLATOR

Şş

OPT\_TX

N

N



EMAD[7:

₹Ź

NOTE: A capacitor pair (1 uF and 0.1 uF) must be supplied for each power pin. NOTE: +2.5VA is simply +2.5VD after filtering through the ferrite bead. Pin 32 must be referenced to +2.5VA

FERRITE BEAD

VD3 VD2 VD1

INTREQ\_ABOOT

7 SCCLK

36 RESET

5 RD\_\_EMOE

EXTMEN

> 8 EMAD7

> 10 EMADS

> 14 EMAD3

> 15 EMAD2

16 EMAD1

17 EMADO

->

+ 1 uF

t

+2.<u>5</u>VA

+\_\_\_47 uF

MCLK

SCLK 43

LRCLK 42

AUDATAO

AUDATA1

CMPD/

CMPCLK

CMPREQ

SDATAN

SCLKN

SURCIEN

хмтэ

CLKIN

CLKSEL

FLT2

FLT1

C2

CS493XX

DGND2 DGND3

24

QND

분

GND1

 $\leftrightarrow$ 

+2.5VA

+\_\_\_\_C1

0.1 uF



Figure 16. Intel<sup>®</sup> Parallel Control Mode





27











# 4. POWER

The CS493XX requires a 2.5V digital power supply for the digital logic within the DSP and a 2.5V analog power supply for the internal PLL. There are three digital power pins, VD1, VD2 and VD3, along with three digital grounds, DGND1, DGND2 and DGND3. There is one analog power pin, VA and one analog ground, AGND. The DSP will perform at its best when noise has been eliminated from the power supply. The recommendations given below for decoupling and power conditioning of the CS493XX will help to ensure reliable performance.

## 4.1. Decoupling

It is good practice to decouple noise from the power supply by placing capacitors directly between the power and ground of the CS493XX. Each pair of power pins (VD1/DGND, VD2/DGND, VD3/DGND, VA/AGND) should have its own decoupling capacitors. The recommended procedure is to place both a 0.1uF and a 1uF capacitor as close as physically possible to each power pin. The 0.1uF capacitor should be closest to the part (typically 5mm or closer).

# 4.2. Analog Power Conditioning

In order to obtain the best performance from the CS493XX's internal PLL, the analog power supply (VA) must be as clean as possible. A ferrite bead should be used to filter the 2.5V power supply for the analog portion of the CS493XX. This power scheme is shown in the typical connection diagrams.

# 4.3. Ground

For two layer applications, care should be taken to have sufficient ground between the DSP and parts in which it will be interfacing (DACs, ADCs, DIR, microcontrollers, external memory etc). If there is not sufficient ground, a potential will be seen between the ground reference of the DSP and the interface parts and the noise margin will be significantly reduced potentially causing communication or data integrity problems.

# 4.4. Pads

The CS493XX incorporate 3.3V tolerant pads. This means that while the CS493XX power supplies require 2.5 volts, 3.3 volt signals can be applied to the inputs without damaging the part.

# 5. CLOCKING

The CS493XX clock manager incorporates a programmable phase locked loop (PLL) clock synthesizer. The PLL takes an input reference clock and produces all the internal clocks required to run the internal DSP and to provide master mode timing to the audio input/output peripherals. The clock manager also includes a 33-bit system time clock (STC) to support audio and video synchronization.

The PLL can be internally bypassed by connecting the CLKSEL pin to VD. This connection multiplexes the CLKIN pin directly to the DSP clock. Care should be taken to note the minimum CLKIN requirements when bypassing the PLL.

The PLL reference clock has three possible sources that are routed through a multiplexer controlled by the DSP: SCLKN2, SCLKN1, and CLKIN. Typically, in audio/video environments like set-top boxes, the CLKIN pin is connected to 27 MHz. In other scenarios such as an A/V receiver design, the PLL can be clocked through the CLKIN pin with even multiples of the desired sampling rate or with an already available clock source. Typically a 12.288 MHz CLKIN is used in this scenario so that the same oscillator can be used for the DSP and ADC.

The clock manager is controlled by the DSP application software. The software user's guide for the application code being used should be referenced for what CLKIN input frequency is supported.



#### 6. CONTROL

Control of the CS493XX can be accomplished through one of four methods. The CS493XX supports I<sup>2</sup>C and SPI serial communication. In addition the CS493XX supports both a Motorola and Intel byte wide parallel host control mode. Only one of the four communication modes can be selected for control. The states of the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and PSEL pins are sampled at the rising edge of  $\overline{\text{RESET}}$ to determine the interface type as shown in Table 2.

RD (Pin 5)	WR (Pin 4)	PSEL (Pin 19)	Host Interface Mode
1	1	1	8-bit Motorola <sup>®</sup>
1	1	0	8-bit Intel <sup>®</sup>
0	1	Х	Serial I <sup>2</sup> C <sup>®</sup>
1	0	Х	Serial SPI <sup>®</sup>

**Table 2. Host Modes** 

Whichever host communication mode is used, host control of the CS493XX is handled through the application software running on the DSP. Configuration and control of the CS493XX decoder and its peripherals are indirectly executed through a messaging protocol supported by the downloaded application code. In other words successful communication can only be accomplished by following the low level hardware communication format and high level messaging protocol. The specifications of the messaging protocol can be found in any of the software user's guides.

Only the subsection describing the communication mode being used needs to be read by the system designer.

#### 6.1. Serial Communication

The CS493XX has a serial control port that supports both SPI and  $I^2C$  forms of communication.

The following sections will explain each communication mode in more detail. Flow diagrams will illustrate read and write cycles. Timing diagrams will be shown to demonstrate relative edge positions of signal transitions for read and write operations.

#### 6.1.1. SPI Communication

SPI communication with the CS493XX is accomplished with 5 communication lines: chip select, serial control clock, serial data in, serial data out and an interrupt request line to signal that the DSP has data to transmit to the host. Table 3 shows the mnemonic, pin name and pin number of each of these signals on the CS493XX.

Mnemonic	Pin Name	Pin Number
Chip Select	CS	18
Serial Clock	SCCLK	7
Serial Data In	SCDIN	6
Serial Data Out	SCDOUT	19
Interrupt Request	INTREQ	20

 Table 3. SPI Communication Signals

## 6.1.1.1.Writing in SPI

When writing to the device in SPI the same protocol will be used whether writing a byte, a message or even an entire executable download image. The examples shown in this document can be expanded to fit any write situation. Figure 18 shows a typical write sequence:

The following is a detailed description of an SPI write sequence with the CS493XX.

- 1) An SPI transfer is initiated when chip select  $(\overline{CS})$  is driven low.
- 2) This is followed by a 7-bit address and the read/write bit set low for a write. The address for the CS493XX defaults to 0000000b. It is necessary to clock this address in prior to any transfer in order for the CS493XX to accept the write. In other words a byte of 0x00 should be clocked into the device preceding any write. The 0x00 byte represents the 7 bit address 000000b, and the least significant bit set to 0 to designate a write.





Figure 18. SPI Write Flow Diagram

- 3) The host should then clock data into the device most significant bit first, one byte at a time. The data byte is transferred to the DSP on the falling edge of the eighth serial clock. For this reason, the serial clock should be default low so that eight transitions from low to high to low will occur for each byte.
- 4) When all of the bytes have been transferred, chip select should be raised to signify an end of write. Once again it is crucial that the serial clock transitions from high to low on the last bit of the last byte before chip select is raised, or a loss of data will occur.

The same write routine could be used to send a single byte, message or an entire application code image. From a hardware perspective, it makes no difference whether communication is by byte or multiple bytes of any length as long as the correct hardware protocol is followed.



Figure 19. SPI Read Flow Diagram

## 6.1.1.2.Reading in SPI

A read operation is necessary when the CS493XX signals that it has data to be read. The CS493XX does this by dropping its interrupt request line ( $\overline{\text{INTREQ}}$ ) low. When reading from the device in SPI, the same protocol will be used whether reading a single byte or multiple bytes. The examples shown in this document can be expanded to fit any read situation. Figure 19 shows a typical read sequence:

The following is a detailed description of an SPI read sequence with the CS493XX.

1) An SPI read transaction is initiated by the



CS493XX dropping INTREQ, signaling that it has data to be read.

- 2) The host responds by driving chip select  $(\overline{CS})$  low.
- 3) This is followed by a 7-bit address and the read/write bit set high for a read. The address for the CS493XX defaults to 0000000b. It is necessary to clock this address in prior to any transfer in order for the CS493XX to acknowledge the read. In other words a byte of 0x01 should be clocked into the device preceding any read. The 0x01 byte represents the 7 bit address 0000000b, and the least significant bit set to 1 to designate a read.
- 4) After the falling edge of the serial control clock (SCCLK) for the read/write bit, the data is ready to be clocked out on the control data out pin (CDOUT). Data clocked out by the host is valid on the rising edge of SCCLK and data transitions occur on the falling edge of SCCLK. The serial clock should be default low so that eight transitions from low to high to low will occur for each byte.
- If INTREQ is still low, another byte should be clocked out of the CS493XX. Please see the discussion below for a complete description of INTREQ behavior.
- 6) When INTREQ has risen, the chip select line of the CS493XX should be raised to end the read transaction.

Understanding the role of INTREQ is important for successful communication. INTREQ is guaranteed to remain low (once it has gone low) until the second to last rising edge of SCCLK of the last byte to be transferred out of the CS493XX. If there is no more data to be transferred, INTREQ will go high at this point. For SPI this is the rising edge for the second to last bit of the last byte to be transferred. After going high, INTREQ is guaranteed to stay high until the next rising edge of SCCLK. This end of transfer condition signals the host to end the read transaction by clocking the last data bit out and raising  $\overline{CS}$ . If  $\overline{INTREQ}$  is still low after the second to last rising edge of SCCLK, the host should continue reading data from the serial control port.

It should be noted that all data should be read out of the serial control port during one cycle or a loss of data will occur. In other words, all data should be read out of the chip until  $\overline{\text{INTREQ}}$  signals the last byte by going high as described above. Please see section 6.1.3 for a more detailed description of  $\overline{\text{INTREQ}}$  behavior.

The Figure 20 timing diagram shows the relative edges of the control lines for an SPI read and write.

# 6.1.2. $I^2C$ Communication

I<sup>2</sup>C communication with the CS493XX is accomplished with 3 communication lines: serial control clock, a bi-directional serial data input/output line and an interrupt request line to signal that the DSP has data to transmit to the host. Table 4 shows the mnemonic, pin name and pin number of each of these signals on the CS493XX.

Pin Name	Pin Number
SCCLK	7
SCDIO	19
INTREQ	20
	Pin Name SCCLK SCDIO INTREQ

 Table 4. I<sup>2</sup>C Communication Signals

Typically in I<sup>2</sup>C communication SCDIO is an open drain line with a pull-up. A logic one is placed on the line by tri-stating the output and allowing the pull-up to raise the line. At this point another device can drive the line low if necessary. Tristating SCDIO can have two effects: 1. To send out a one when writing data or sending a "no acknowledge"; 2. release the line when another chip is writing data.

SCDIN       AD6       AD5       AD4       AD3       AD2       AD1       AD0       R/W       D7       D6       D5       D4       D3       D2       D1       D0       D7       D6       D5       D4 <thd3< th=""> <thd2< th=""> <thd1< th=""></thd1<></thd2<></thd3<>
SPI Write Functional Timing
SCON       AD6       AD5       AD4       AD3       AD2       AD1       AD0       R/W         SCOUT       D7       D6       D5       D4       D3       D2       D1       D0       D7       D6       D5       D4       D3<
SPI Read Functional Timing Note 1 Note 2
Notes: 1. INTREQ is guaranteed to stay LOW until the rising edge of SCCLK for bit D1 of the last byte to be transferred out of the CS493XX
<ul> <li>2. INTREQ is guaranteed to remain HIGH until the next rising edge of SCCLK at which point it may go LOW again if there is new data to be read. The condition of INTREQ going LOW at this point should be treated as a new read condition. After a stop condition, a new start condition and an address byte should be sent</li> </ul>
Figure 20. SPI Timing



# 6.1.2.1. Writing in $I^2C$

When writing to the device in  $I^2C$  the same protocol will be used whether writing a byte, a message or even an application code image. The examples shown in this document can be expanded to fit any write situation. Figure 21 shows a typical write sequence:

The following is a detailed description of an  $I^2C$  write sequence with the CS493XX.

 An I<sup>2</sup>C transfer is initiated with an I<sup>2</sup>C start condition which is defined as the data (SCDIO) line falling while the clock (SCCLK) is held high.



Figure 21. I<sup>2</sup>C Write Flow Diagram

- 2) Next a 7-bit address with the read/write bit set low for a write should be sent to the CS493XX. The address for the CS493XX defaults to 0000000b. It is necessary to clock this address in prior to any transfer in order for the CS493XX to accept the write. In other words a byte of 0x00 should be clocked into the device preceding any write. The 0x00 byte represents the 7 bit of address (000000b) and the read/write bit set to 0 to designate a write.
- 3) After each byte (including the address and each data byte) the host must release the data line and provide a ninth clock for the CS493XX to acknowledge. The CS493XX will drive the data line low during the ninth clock to acknowledge. If for some reason the CS493XX does not acknowledge, it means that the last byte sent was not received and should be resent. If the resent byte fails to produce an acknowledge, a stop condition should be sent and the device should be reset.
- 4) The host should then clock data into the device most significant bit first, one byte at a time. The CS493XX will (and must) acknowledge each byte that it receives which means that after each byte the host must provide an acknowledge clock pulse on SCCLK and release the data line, SCDIO.
- 5) At the end of a data transfer a stop condition must be sent. The stop condition is defined as the rising edge of SCDIO while SCCLK is high.

## 6.1.2.2.Reading in $I^2C$

A read operation is necessary when the CS493XX signals that it has data to be read. It does this by dropping its interrupt request line ( $\overline{INTREQ}$ ) low. When reading from the device in I<sup>2</sup>C, the same protocol will be used whether reading a single byte or multiple bytes. The examples shown in this



document can be expanded to fit any read situation. Figure 22 shows a typical  $I^2C$  read sequence

- 1) An  $I^2C$  read transaction is initiated by the CS493XX dropping  $\overline{INTREQ}$ , signaling that it has data to be read.
- The host responds by sending an I<sup>2</sup>C start condition which is SCDIO dropping while SCCLK is held high.



Figure 22. I<sup>2</sup>C Read Flow Diagram

- 3) The start condition is followed by a 7-bit address and the read/write bit set high for a read. The address for the CS493XX defaults to 0000000b. It is necessary to clock this address in prior to any transfer in order for the CS493XX to acknowledge the read. In other words a byte of 0x01 should be clocked into the device preceding any read. The 0x01 byte represents the 7 bit address 0000000b and a read/write bit set to 1 to designate a read.
- 4) After the falling edge of the serial control clock (SCCLK) for the read/write bit of the address byte, an acknowledge must be read in by the host. The CS493XX will drive SCDIO low to acknowledge the address byte and to indicate that it is ready for a read operation. If an acknowledge is not sent by the CS493XX, a stop condition should be issued and the read sequence should be restarted.
- 5) The data is ready to be clocked out on the SCDIO line at this point. Data clocked out by the host is valid on the rising edge of SCCLK and data transitions occur on the falling edge of SCCLK.
- 6) If INTREQ is still low after a byte transfer, an acknowledge (SCDIO clocked low by SCCLK) must be sent by the host to the CS493XX and another byte should be clocked out of the CS493XX. Please see the discussion below for a complete description of INTREQ's behavior.
- 7) When INTREQ has risen, a no acknowledge should be sent by the host (SCDIO clocked high by the host) to the CS493XX. This, followed by an I<sup>2</sup>C stop condition (SCDIO raised, while SCCLK is high) signals an end of read to the CS493XX.

Understanding the role of INTREQ is important for successful communication. INTREQ is guaranteed to remain low (once it has gone low), until the rising edge of SCCLK for the last bit of the last byte to be transferred out of the CS493XX (i.e. the



rising edge of SCCLK before the ACK SCCLK). If there is no more data to be transferred, INTREQ will go high at this point. After going high, **INTREQ** is guaranteed to stay high until the next rising edge of SCCLK (i.e. it will stay high until the rising edge of SCCLK for the ACK/NACK bit). This end of transfer condition signals the host to end the read transaction by clocking the last data bit out of the CS493XX and then sending a no acknowledge to the CS493XX to signal that the read sequence is over. At this point the host should send an  $I^2C$  stop condition to complete the read sequence. If **INTREO** is still low after the rising edge of SCCLK on the last data bit of the current byte, the host should send an acknowledge and continue reading data from the serial control port.

It should be noted that all data should be read out of the serial control port during one cycle or a loss of data will occur. In other words, all data should be read out of the chip until INTREQ signals the last byte by going high as described above. Please see Section 2.1.3 "INTREQ Behavior: A Special Case" -- page 10 for a more detailed description of INTREQ behavior.

The timing diagram in Figure 23 shows the relative edges of the control lines for an  $I^2C$  read and write.

# 6.1.3. INTREQ Behavior: A Special Case

When communicating with the CS493XX there are two types of messages which force INTREQ to go low. These messages are known as solicited messages and unsolicited messages. For more information on the specific types of messages that require a read from the host, one of the application code user's guides should be referenced.

In general, when communicating with the CS493XX, INTREQ will not go low unless the host first sends a read request command message. In other words the host must solicit a response from the DSP. In this environment, the host must read from the CS493XX until INTREQ goes high again.

Once the INTREQ pin has gone high it will not be driven low until the host sends another read request.

When unsolicited messages, such as those used for Autodetect, have been enabled, the behavior of INTREQ is noticeably different. The CS493XX will drop the INTREQ pin whenever the DSP has an outgoing message, even though the host may not have requested data.

There are three ways in which **INTREQ** can be affected by an unsolicited message:

1) During normal operation, while  $\overline{\text{INTREQ}}$  is high, the DSP could drop  $\overline{\text{INTREQ}}$  to indicate an outgoing message, without a prior read request.

2) The host is in the process of reading from the CS493XX, meaning that  $\overline{\text{INTREQ}}$  is already low. An unsolicited message arrives which forces  $\overline{\text{IN-TREQ}}$  to remain low after the solicited message is read.

3) The host is reading from the CS493XX when the unsolicited message is queued, but INTREQ goes high for one period of SCCLK and then goes low again before the end of the read cycle.

In case (1) the host should perform a read operation as discussed in the previous sections.

In case (2) an unsolicited message arrives before the second to last SCCLK of the final byte transfer of a read, forcing the INTREQ pin to remain low. In this scenario the host should continue to read from the CS493XX without a stop/start condition or data will be lost.

In case (3) an unsolicited message arrives between the second to last SCCLK and the last SCCLK of the final byte transfer of a read. In this scenario, INTREQ will transition high for one clock (as if the read transaction has ended), and then back low (indicating that more data has queued). This final case is the most complicated and shall be explained in detail.





CS49300



There are two constraints which completely characterize the behavior of the INTREQ pin during a read. The first constraint is that the **INTREQ** pin is guaranteed to remain low until the second to last SCCLK (SCCLK number N-1) of the final byte being transferred from the CS493XX (not necessarily the second to last bit of the data byte). The second constraint is that once the **INTREQ** pin has gone high it is guaranteed to remain high until the rising edge of the last SCCLK (SCCLK number N) of the final byte being transferred from the CS493XX (not necessarily the last bit of the data byte). If an unsolicited message arrives in the window of time between the rising edge of the second to last SCCLK and the final SCCLK, **INTREQ** will drop low on the rising edge of the final SCCLK as illustrated in the functional timing diagrams shown for I<sup>2</sup>C and SPI read cycles.

**INTREQ** behavior for  $I^2C$  communication is illustrated in Figure 23. When using  $I^2C$ communication the **INTREQ** pin will remain low until the rising edge of SCCLK for the data bit D0 (SCCLK N-1), but it can go low at the rising edge of SCCLK for the NACK bit (SCCLK N) if an unsolicited message has arrived. If no unsolicited messages arrive, the **INTREQ** pin will remain high after rising.

**INTREQ** behavior for SPI communication is illustrated in Figure 20. When using SPI communication, the **INTREQ** pin will remain low until the rising edge of SCCLK for the data bit D1 (SCCLK N-1), but it can go low at the rising edge of SCCLK for data bit D0 (SCCLK N) if an unsolicited message has arrived. If no unsolicited messages arrive, the **INTREQ** pin will remain high after rising.

Ideally, the host will sample INTREQ on the falling edge of SCCLK number N-1 of the final byte of each read response message. If INTREQ is sampled high, the host should conclude the current

read cycle using the stop condition defined for the communication mode chosen. The host should then begin a new read cycle complete with the appropriate start condition and the chip address. If INTREQ is sampled low, the host should continue reading the next message from the CS493XX without ending the current read cycle.

When using automated communication ports, however, the host is often limited to sampling the status of INTREQ after an entire byte has been transferred. In this situation a low-high-low transition (case 3) would be missed and the host will see a constantly low INTREQ pin. Since the host should read from the CS493XX until it detects that INTREQ has gone high, this condition will be treated as a multiple-message read (more than one read response is provided by the CS493XX). Under these conditions a single byte of 0x00 will be read out before the unsolicited message.

The length of every read response is defined in the user's manual for each piece of application code. Thus, the host should know how many bytes to expect based on the first byte (the OPCODE) of a read response message. It is guaranteed that no read responses will begin with 0x00, which means that a NULL byte (0x00) detected in the OPCODE position of a read response message should be discarded. Please see an Application Code User's Guide for an explanation of the OPCODE.

It is important that the host be aware of the presence of NULL bytes, or the communication channel could become corrupted.

When case (3) occurs and the host issues a stop condition before starting a new read cycle, the first byte of the unsolicited message is loaded directly into the shift register and 0x00 is never seen.

Alternatively, if case (3) occurs and the host continues to read from the CS493XX without a stop condition (a multiple message read), the 0x00 byte must be shifted out of the CS493XX before the first byte of the unsolicited message can be read.



In other words, if a system can only sample  $\overline{\text{INTREQ}}$  after an entire byte transfer the following routine should be used if  $\overline{\text{INTREQ}}$  is low after the last byte of the message being read:

- 1) Read one byte
- If the byte == 0x00 discard it and skip to step 3.
   If the byte != 0x00 then it is the OPCODE for the next message. For this case skip to step 4.
- 3) Read one more byte. This is the OPCODE for the next message.
- 4) Read the rest of the message as indicated in the previous sections.

#### 6.2. Parallel Host Communication

The parallel host communication modes of the CS493XX provide an 8-bit interface to the DSP. An Intel-style parallel mode and a Motorola-style parallel mode are supported. The host interface is implemented using four communication registers within the CS493XX as shown in table 5:

When the host is downloading code to the CS493XX or configuring the application code, control messages will be written to (and read from) the Host Message register. The Host Control register is used during messaging sessions to determine when the CS493XX can accept another byte of control data, and when the CS493XX has an outgoing byte that may be read.

The PCM Data and Compressed Data registers are used strictly for the transfer of audio data. The host cannot read from these two registers. Audio data written to registers 11b and 10b are transferred directly to the internal FIFOs of the CS493XX. When the level of the PCM FIFO reaches the FIFO threshold level, the MFC bit of the Host Control register will be set. When the level of the Compressed Data FIFO reaches the FIFO threshold level, the MFB bit of the Host Control register will be set.

It is important to remember that the parallel host interface requires the DATA[7:0] pins of the CS493XX. The external memory interface also requires the DATA[7:0] pins so the Parallel host control modes can only be used if external memory is not required.

A detailed description for each parallel host mode will now be given. The following information will be provided for the Intel mode and Motorola mode:

- The pins of the CS493XX which must be used for proper communication
- Flow diagram and description for a parallel byte write
- Flow diagram and description for a parallel byte read

The four registers of the CS493XX's parallel host mode are not used identically. The algorithm used for communicating with each register will be given as a functional description, building upon the basic read and write protocols defined in the Motorola and Intel sections. The following will be covered:

- Flow diagram and description for a control write
- Flow diagram and description for a control read

## 6.2.1. Intel Parallel Host Communication Mode

The Intel parallel host communication mode is implemented using the pins given in Table 6.

The INTREQ pin is controlled by the application code when a parallel host communication mode has been selected. When the code supports INTREQ notification, the INTREQ pin is asserted whenever the DSP has an outgoing message for the host. This same information is reflected by the HOUTRDY bit of the Host Control Register (A[1:0] = 01b).

**INTREQ** is useful for informing the host of unsolicited messages. An unsolicited message is defined as a message generated by the DSP without an associated host read request. Unsolicited messages can be used to notify the host of

#### *Host Message (HOSTMSG) Register, A[1:0] = 00b*

7	6	5	4	3	2	1	0
HOSTMSG7	HOSTMSG6	HOSTMSG5	HOSTMSG4	HOSTMSG3	HOSTMSG2	HOSTMSG1	HOSTMSG0

**HOSTMSG7–0** Host data to and from the DSP. A read or write of this register operates handshake bits between the internal DSP and the external host. This register typically passes multibyte messages carrying microcode, control, and configuration data. HOSTMSG is physically implemented as two independent registers for input and output (read and write).

#### Host Control (CONTROL) Register, A[1:0] = 01b

7	6	5	4	3	2	1	0		
Reserved	CMPRST	PCMRST	MFC	MFB	HINBSY	HOUTRDY	Reserved		
Reserved	Always	Always write a 0 for future compatibility.							
CMPRST	When s holds the (Write o	When set, initializes the CMPDATA compressed data input channel. Writing a one to this bit holds the port in reset. Writing zero enables the port. This bit must be low for normal operation. (Write only)							
PCMRST	When so port in re only)	et, initializes th eset. Writing z	e PCMDATA li ero enables th	inear PCM inpu e port. This bit	ut channel. Wri must be low fo	ting a one to th or normal oper	is bit holds the ation. (Write		
MFC	When h	igh, indicates t	hat the PCMD	ATA input buff	er is almost fu	ll. (read only)			
MFB	When h	When high, indicates that the CMPDATA input buffer is almost full. (read only)							
HINBSY	Set whe register. DSP. (R	n the host write The host reac ead only)	es to HOSTMS Is this bit to de	G. Cleared whetermine if the I	en the DSP rea ast host byte v	ads data from th vritten has bee	ne HOSTMSG n read by the		
HOUTRDY	Set whe the HOS been rea	n the DSP wri STMSG registe ad by the host.	tes to the HOS er. The DSP re (read only)	STMSG registe ads this bit to o	r. Cleared whe determine if the	en the host rea e last DSP out	ds data from out byte has		
Reserved	Always	write a 0 for fu	ture compatibi	ility.					

#### PCM Data Input (PCMDATA) Register, A[1:0] = 10b

7	6	5	4	3	2	1	0
PCMDATA7	PCMDATA6	PCMDATA5	PCMDATA4	PCMDATA3	PCMDATA2	PCMDATA1	PCMDATA0

**PCMDATA7–0** The host writes PCM data to the DSP input buffer at this address. (Write only)

#### Compressed Data Input (CMPDATA) Register, A[1:0] = 11b

7	6	5	4	3	2	1	0
CMPDATA7	CMPDATA6	CMPDATA5	CMPDATA4	CMPDATA3	CMPDATA2	CMPDATA1	CMPDATA0

**CMPDATA7–0** The host writes compressed data to the DSP input buffer at this address. (Write only)

#### Table 5. Parallel Input/Output Registers



Mnemonic	Pin Name	Pin Number
Chip Select	CS	18
Write Enable	WR	4
Output Enable	RD	5
Register Address Bit 1	A1	6
Register Address Bit 0	A0	7
Interrupt Request	INTREQ	19
DATA7	DATA7	8
DATA6	DATA6	9
DATA5	DATA5	10
DATA4	DATA4	11
DATA3	DATA3	14
DATA2	DATA2	15
DATA1	DATA1	16
DATA0	DATA0	17

 Table 6. Intel Mode Communication Signals

conditions such as a change in the incoming audio data type (e.g. PCM --> AC-3).

# 6.2.1.1.Writing a Byte in Intel Mode

Information provided in this section is intended as a functional description of how to write control information to the CS493XX. The system designer must insure that all of the timing constraints of the Intel Parallel Host Mode Write Cycle are met.

The flow diagram shown in Figure 24 illustrates the sequence of events that define a one-byte write in Intel mode.

The protocol presented in Figure 24 will now be described in detail.

1) The host must first drive the A1 and A0 register address pins of the CS493XX with the address of the desired Parallel I/O Register.

Host Message:	A[1:0]==00b.
Host Control:	A[1:0]==01b.
PCMDATA:	A[1:0]==10b.
CMPDATA:	A[1:0]==11b.

2) The host then indicates that the selected register will be written. The host initiates a write cycle by driving the  $\overline{CS}$  and  $\overline{WR}$  pins low.

- 3) The host drives the data byte to the DATA[7:0] pins of the CS493XX.
- 4) Once the setup time for the write has been met, the host ends the write cycle by driving the  $\overline{CS}$  and  $\overline{WR}$  pins high.

# 6.2.1.2.Reading a Byte in Intel Mode

Information provided in this section is intended as a functional description of how to write control information to the CS493XX. The system designer must insure that all of the timing constraints of the Intel Parallel Host Mode Read Cycle are met.

The flow diagram shown in Figure 25 illustrates the sequence of events that define a one-byte read in Intel mode.

The protocol presented in Figure 25 will now be described in detail.

 The host must first drive the A1 and A0 register address pins of the CS493XX with the address of the desired Parallel I/O Register. Note that only the Host Message register and the Host Control register can be read.

Host Message: A[1:0]==00b. Host Control: A[1:0]==01b.



Figure 24. Intel Mode, One-Byte Write Flow Diagram



- 2) The host now indicates that the selected register will be read. The host initiates a read cycle by driving the  $\overline{CS}$  and  $\overline{RD}$  pins low.
- Once the data is valid, the host can read the value of the selected register from the DATA[7:0] pins of the CS493XX.
- 4) The host should now terminate the read cycle by driving the  $\overline{CS}$  and  $\overline{RD}$  pins high.

## 6.2.2. Motorola Parallel Host Communication Mode

The Motorola parallel host communication mode is implemented using the pins given in Table 7. The  $\overline{INTREQ}$  pin is controlled by the application code when a parallel host communication mode has been selected. When the code supports  $\overline{INTREQ}$  notification, the  $\overline{INTREQ}$  pin is asserted whenever the DSP has an outgoing message for the host. This same information is reflected by the HOUTRDY bit of the Host Control Register (A[1:0] = 01b).

**INTREQ** is useful for informing the host of unsolicited messages. An unsolicited message is defined as a message generated by the DSP without an associated host read request. Unsolicited messages can be used to notify the host of conditions such as a change in the incoming audio data type (e.g. PCM --> AC-3)



Figure 25. Intel Mode, One-Byte Read Flow Diagram

Mnemonic	Pin Name	Pin Number
Chip Select	CS	18
Data Strobe	DS	4
Read or Write Select	R/W	5
Register Address Bit 1	A1	6
Register Address Bit 0	A0	7
Interrupt Request	INTREQ	19
DATA7	DATA7	8
DATA6	DATA6	9
DATA5	DATA5	10
DATA4	DATA4	11
DATA3	DATA3	14
DATA2	DATA2	15
DATA1	DATA1	16
DATA0	DATA0	17

Table 7. Motorola Mode	<b>Communication Signals</b>
------------------------	------------------------------

#### 6.2.2.1. Writing a Byte in Motorola Mode

Information provided in this section is intended as a functional description of how to write control information to the CS493XX. The system designer must insure that all of the timing constraints of the Motorola Parallel Host Mode Write Cycle are met.

The flow diagram shown in Figure 26 illustrates the sequence of events that define a one-byte write in Motorola mode.

The protocol presented in Figure 26 will now be described in detail.

1) The host must drive the A1 and A0 register address pins of the CS493XX with the address of the address of the desired Parallel I/O Register.

Host Message:	A[1:0]==00b.
Host Control:	A[1:0]==01b.
PCMDATA:	A[1:0]==10b.
CMPDATA:	A[1:0]==11b.

The host indicates that this is a write cycle by driving the  $R/\overline{W}$  pin low.

2) The host initiates a write cycle by driving the  $\overline{CS}$  and  $\overline{DS}$  pins low.



- 3) The host drives the data byte to the DATA[7:0] pins of the CS493XX.
- 4) Once the setup time for the write has been met, the host ends the write cycle by driving the  $\overline{CS}$  and  $\overline{DS}$  pins high.

#### 6.2.2.2.Reading a Byte in Motorola Mode

The flow diagram shown in Figure 27 illustrates the sequence of events that define a one-byte read in Motorola mode.

The protocol presented Figure 27 will now be described in detail.

 The host must drive the A1 and A0 register address pins of the CS493XX with the address of the desired Parallel I/O Register. Note that only the Host Message register and the Host Control register can be read.

Host Message: A[1:0]==00b.

Host Control: A[1:0] == 01b.

The host indicates that this is a read cycle by driving the  $R/\overline{W}$  pin high.

2) The host initiates the read cycle by driving the



Figure 26. Motorola Mode, One-Byte Write Flow Diagram

 $\overline{\text{CS}}$  and  $\overline{\text{DS}}$  pins low.

- Once the data is valid, the host can read the value of the selected register from the DATA[7:0] pins of the CS493XX.
- 4) The host should now terminate the read cycle by driving the  $\overline{CS}$  and  $\overline{DS}$  pins high.

# 6.2.3. Procedures for Parallel Host Mode Communication

#### 6.2.3.1. Control Write in a Parallel Host Mode

When writing control data to the CS493XX, the same protocol is used whether the host is writing a control message or an entire executable download image. Messages sent to the CS493XX should be written most significant byte first. Likewise, downloads of the application code should also be performed most significant byte first.

The example shown in this section can be generalized to fit any control write situation. The generic function 'Read\_Byte\_\*()' is used in the following example as a generalized reference to either Read\_Byte\_MOT() or Read\_Byte\_INT(), and 'Write\_Byte\_\*()' is a generic reference to



Figure 27. Motorola Mode, One-Byte Read Flow Diagram

Write\_Byte\_MOT() or Write\_Byte\_INT(). Figure 28 shows a typical write sequence.

The protocol presented in Figure 28 will now be described in detail.

 When the host is communicating with the CS493XX, the host must verify that the DSP is ready to accept a new control byte. If the DSP is in the midst of an interrupt service routine, it will be unable to retrieve control data from the Host Message Register. Please note that 'Read\_Byte\_\*()' and 'Write\_Byte\_\*()' are generic references to either the Intel or Motorola communication protocol.

If the most recent control byte has not yet been read by the DSP, the host must not write a new byte.

 In order to determine whether the CS493XX is ready to accept a new control byte the host must check the HINBSY bit of the Host Control



Figure 28. Typical Parallel Host Mode Control Write Sequence Flow Diagram

Register (bit 2). If HINBSY is high, then the DSP is not prepared to accept a new control byte, and the host should poll the Host Control Register again. If HINBSY is low, then the host may write a control byte into the Host Message Register.

- The host knows that the DSP is ready for a new control byte at this point and should write the control byte to the Host Message Register (A[1:0] = 00b).
- 4) If the host would like to write any more control bytes to the CS493XX, the host should once again poll the Host Control Register (return to step 1).

## 6.2.3.2. Control Read in a Parallel Host Mode

When reading control data from the CS493XX, the same protocol is used whether the host is reading a single byte or a 6 byte message.

During the boot procedure, a handshaking protocol is used by the CS493XX. This handshake consists of a 3 byte write to the CS493XX followed by a 1 byte response from the DSP. The host must read the response byte and act accordingly. The boot procedure is discussed in Section 8.1 "Host Boot" -- page 48.

During regular operation (at run-time), the responses from the CS493XX will always be 6 bytes in length.

The example shown in this section can be used for any control read situation. The generic function 'Read\_Byte\_\*()' is used in the following example as a generalized reference to either Read\_Byte\_MOT() or Read\_Byte\_INT(). Figure 29 shows a typical read sequence.

The protocol presented in Figure 29 will now be described in detail.

 Optionally, <u>INTREQ</u> going low may be used as an interrupt to the host to indicate that the CS493XX has an outgoing message. Even with





Figure 29. Typical Parallel Host Mode Control Read Sequence Flow Diagram

the use of  $\overline{\text{INTREQ}}$ , HOUTRDY must be checked to insure that bytes are ready for the host during the read process. Please note that  $\overline{\text{INTREQ}}$  does not go low to indicate an outgoing message during boot.

- 2) The host reads the Host Control Register (A[1:0] = 01b) in order to determine the state of the communication interface. Please note that 'Read\_Byte\_\*()' is a generalized reference to either Read\_Byte\_MOT() or Read\_Byte\_INT().
- 3) In order to determine whether the CS493XX has an outgoing control byte that is valid, the host must check the HOUTRDY bit of the Host Control Register (bit 1). If HOUTRDY is high, then the Host Message Register contains a valid message byte for the host. If HOUTRDY is low, then the DSP has not placed a new control byte in the Host Message Register, and the host should poll the Host Control Register again.
- The host knows that the DSP is ready to provide a new response byte at this point. The host can safely read a byte from the Host Message Register (A[1:0] = 00b).
- 5) If the host expects to read any more response bytes, the host should once again check the HOUTRDY bit (return to step 1). Please refer to one of the application code user's guides to determine the length of messages to read from the CS493XX. Typically this length is 1, 3 or 6 bytes, and can be deduced from the message OPCODE.
- 6) After the response has been read the host should wait at least 100 uS and check HOUTRDY one final time. If HOUTRDY is high once again this means that an unsolicited message has come during the read process and the host has another message to read (i.e. skip back to step 4 and read out the new message).



## 7. EXTERNAL MEMORY

If using one of the serial modes, i.e. SPI or  $I^2C$ , the system designer has the option of using external memory. The external memory interface is not compatible with the parallel modes since there are shared pins that are needed by each mode.

The external memory interface was designed for autoboot and to extend the data memory range of the DSP during runtime. The application user's guide for a particular code load will inform the system designer if memory is required. If no mention is made of external memory, then external memory is not required for that application.

The external memory interface is implemented on the CS493XX with the following signals: EMAD[7:0], EXTMEM, EMOE, and EMWR. Table 8 shows the pin name, pin description and pin number of each signal on the CS493XX. EMAD[7:0] serve as a multiplexed address and data bus. EMOE is an active-low external-memory data output enable as well as the address latch strobe. EMWR is an active low write enable. EXT-MEM serves as the active low chip select output.

		Pin
Pin Name	Pin Description	Number
/EMOE	* External Memory Output Enable	5
	& Address Latch Strobe	
/EMWR	* External Memory Write Strobe	4
/EXTMEM	External Memory Select	21
EMAD7	Address and Data Bit 7	8
EMAD6	Address and Data Bit 6	9
EMAD5	Address and Data Bit 5	10
EMAD4	Address and Data Bit 4	11
EMAD3	Address and Data Bit 3	14
EMAD2	Address and Data Bit 2	15
EMAD1	Address and Data Bit 1	16
EMAD0	Address and Data Bit 0	17

\* - These pins must be configured appropriately to select a serial host communication mode for the CS493XX at the rising edge of  $\overline{\text{RESET}}$ 

#### **Table 8. Memory Interface Pins**

Figure 30 illustrates one possible external memory architecture for the CS493XX. Figure 31 shows the functional timing of a 16 bit address memory read

and Figure 32 shows the functional timing of a 16 bit address memory write. It should be noted that this memory example gives the DSP visibility to up to 64 kilobytes of memory.

The external memory address is capable of addressing between 64 kilobytes and 16 megabytes through a 16 to 24 bit addressing scheme. The address comes from the DSP writing two or three initial bytes of address consecutively on EMAD[7:0]. Each byte of address is externally latched with the rising edge of EMOE while EXTMEM is high. After the 2 or 3-byte address is latched externally, the CS493XX then drives EXTMEM and EMOE low simultaneously to select the external memory. During this time the data is read by the CS493XX.

To extend the example shown in Figures 30 to 32 to allow for a 24 bit address, the system designer would add another latch and wire appropriatly to memory. The DSP always places the high order address first.

The actual memory timing requirement of the DSP vary by application. Please see the application code user's guide for specific memory requirements.

#### 7.1. Memory Paging

Sometimes it may be desirable for the external memory to be paged. One application where this is useful is autoboot (discussed in section 8.2) so that multiple applications can be used from the same memory.

Paging of the external memory is handled entirely by the host. The host should directly control all address bits outside of the memory space to be used by the DSP. For instance, if 32k byte pages were desired to hold code the DSP would need 15 bits for the address space. The system designer would connect the 15 of address signals from the address latches while the host would directly control all address signals above 15 bits to allow for paging.





Figure 30. External Memory Interface





#### 8. BOOT PROCEDURE & RESET

In this section the process of booting and downloading to the CS493XX will be covered as well as how to perform a soft reset. Host boot and autoboot and reset are covered in this section.

#### 8.1. Host Boot

A flow diagram of a typical serial download sequence and a typical parallel download sequence will be presented, as well as pseudocode representing a download sequence from the programmers perspective. The pseudocode is written in a general sense where function calls are made to Write\_\* and Read\_\*. The \* can be replaced by I<sup>2</sup>C, SPI, INTEL, or MOTO depending on the mode of host communication. For each case the general download algorithm is the same.

The download and boot procedure is accomplished with  $\overline{\text{RESET}}$  (pin 36), and the communication pins discussed in Section 6 "Control" -- page 30. The flow diagram in Figures 33 illustrate a typical boot and download procedure. Table 9 defines the boot write messages and Table 10 defines the boot read messages in mnemonic and actual hex value. These messages will be used in the boot sequence.

The following is a detailed description of a download sequence for the CS493XX. NOTE: When reading from the chip in a serial communication mode, the host must wait for the interrupt request (INTREQ) to fall before starting the read cycle.

- 1) A download sequence is started when the host issues a hard reset and holds the mode pins appropriately ( $\overline{WR}$ ,  $\overline{RD}$ , and PSEL).
- 2) The host should then send the boot message DOWNLOAD\_BOOT (0x000004). This causes the CS493XX to initialize itself for download.
- 3) If the initialization was successful the CS493XX sends out the boot message BOOT\_START (0x01) and the host should proceed to step 5.

MNEMONIC	VALUE
SOFT_RESET	0x000001
RESERVED	0x000002
RESERVED	0x000003
DOWNLOAD_BOOT	0x000004
BOOT_SUCCESS_RECEIVED	0x000005

 Table 9. Boot Write Messages

MNEMONIC	VALUE
BOOT_START	0x01
BOOT_SUCCESS	0x02
APPLICATION_FAILURE	0xF0
BOOT_ERROR	0xFA
INVALID_MSG	0xFB
BOOT_ERROR	0xFC
INIT_FAILURE	0xFD
INIT_FAILURE	0xFE
BAD_CHECKSUM	0xFF

**Table 10. Boot Read Messages** 

- 4) If initialization fails, the CS493XX sends out an INIT\_FAILURE boot message byte (0xFD or 0xFE), INVALID\_MSG byte (0xFB), or BOOT\_ERROR byte (0xFA or 0xFC) and spins waiting for a hard reset. The host should re-try steps 1 through 3 and if failure is met again, the serial communication timing and protocol should be inspected.
- 5) After receiving the BOOT\_START byte, the host should write the downloadable image (from the .LD file).
- 6) The end of the .LD file contains a three byte checksum. If the checksum is good after download, the CS493XX will send a BOOT\_SUCCESS message (0x02) to the host. If the checksum was bad, the CS493XX responds with the BAD\_CHECKSUM message byte (0xFF) and spins, waiting for hard reset.
- 7) After reading out the BOOT\_SUCCESS byte, the host should send the BOOT\_SUCCESS\_RECEIVED message (0x000005) which will cause an internal





Figure 33. Typical Serial Boot and Download Procedure



application code reset and allow the downloaded application to run.

8) After waiting 5ms to allow the downloaded application to initialize, the host can send configuration messages for both hardware and software configuration.

Hardware configuration messages are used to define the behavior of the DSP's audio ports. A more detailed description of the different hardware configurations can be found in the Section 10 "Hardware Configuration" -- page 59.

The software configuration messages are specific to each application. The application code user's guide for each application provides a list of all pertinent configuration messages. Writing the KICK-START message to the CS493XX begins the audio decode process. The KICKSTART message will also be described in the user's guide for each application. Until the KICKSTART has been sent, the decoder is in a wait state.

## 8.2. Autoboot

Autoboot is a feature available on all DSPs in the CS493XX family which gives the decoder the ability to load application code into itself. Because external memory is accessed through the external memory interface, autoboot restricts host control to serial communication. For this section the external memory interface shown in Figure 30 can be referenced.

**RESET** and **ABOOT** are the control pins which are used to initiate autoboot. It is important to be aware

that the ABOOT pin also serves as the INTREO pin for the decoder, which means that it will be driven by the decoder when out of the reset condition. Due to this constraint, ABOOT should be connected to an open-drain output of the microcontroller so as to allow the specified pull-up resistor to generate the high value. At the completion of a successful download INTREQ (ABOOT) becomes an output and the host should no longer drive it.

The timing for an autoboot sequence is illustrated in Figure 34. The sequence is initiated by driving **RESET** low and placing the decoder into a reset state. At the rising edge of  $\overline{\text{RESET}}$  the  $\overline{\text{ABOOT}}$ ,  $\overline{WR}$ , and  $\overline{RD}$  pins are sampled. If  $\overline{ABOOT}$  is low when sampled, and the  $\overline{WR}$  and  $\overline{RD}$  pins are set to configure the device for serial communications, the device will begin to autoboot. Section 6.1 discusses the procedure required for placing the CS493XX into a serial communication mode. For a more thorough description of ABOOT's behavior after the rising edge of  $\overline{\text{RESET}}$  please see section 8.2.1

The  $\overline{\text{EMOE}}$  pin of the CS493XX is used for two purposes. It generates clock pulses for the latches, and it is used in conjunction with EXTMEM to enable the outputs of the ROM. The first three rising edges of  $\overline{\text{EMOE}}$  are used to latch address bytes, as shown in the diagram. The fourth low pulse of  $\overline{\text{EMOE}}$  is used to enable the ROM outputs. When both  $\overline{\text{EXTMEM}}$  and  $\overline{\text{EMOE}}$  go low, the EMAD[7:0] pins of the DSP become inputs and await the data coming from the ROM.





When comparing the memory system in Figure 30 to the timing diagram of Figure 34 there may appear to be a discrepancy. The timing diagram shows three address cycles, but there are only two latches in the illustration of the memory architecture. This difference is a result of code size limitations. The application code is guaranteed to fit into a 32 Kilobyte space, which means that only 15 address bits will actually be used for retrieving code from the ROM. Thus, the two latches catch the least significant bytes, and the most significant byte is dropped.

In autoboot mode, latching the most significant byte would be perfectly valid since the most significant bits are guaranteed to be zeros (the three bytes represent a true 24-bit address).

The flow chart given in Figure 35 demonstrates the interaction required by the microcontroller when placing the DSP into autoboot mode. The host must first drive the RESET line low. The host also drives  $\overline{ABOOT}$  low and holds it in a low state until the rising edge of RESET. The low state of  $\overline{ABOOT}$  at the rising edge of RESET initiates autoboot. As noted on the diagram, the host control mode must be configured for serial communications, and the appropriate timing must be observed.

After waiting for 175ms, the download should have completed. During the wait period, the host should ignore all INTREQ behavior (mask the INTREQ interrupt). The host can then verify that the code has successfully initialized itself by reading a variable from the application and checking the returned value against the known default value. If the first read attempt returns an incorrect value, a 5ms wait should be inserted and the read should be repeated. If a second invalid number is read, the entire boot process should be repeated. When the number returned matches the default value for the variable read, the host can be confident that the application is resident in the DSP and awaiting further instruction. An application code user's guide should be consulted for information about reading a variable from the part.

Hardware configuration messages are used to define the behavior of the DSP's audio ports. A more detailed description of the different hardware configurations can be found in the Section 10 "Hardware Configuration" -- page 59.

The software configuration messages are specific to each application. The application code user's guide for each application provides a list of all pertinent configuration messages. Writing the KICKSTART message to the CS493XX begins the audio decode process. The KICKSTART message will also be described in the user's guide for each application. Until the KICKSTART has been sent, the decoder is in a wait state.

# 8.2.1. Autoboot INTREQ Behavior

It is important to note that ABOOT and INTREQ are multiplexed on pin 20 of the CS493XX. Because this pin serves as an input before reset, and an output after reset, the host should release the ABOOT line after RESET has gone high. As shown in Figure 36, the host must drive ABOOT low around the rising edge of RESET.

After the host has released the  $\overline{ABOOT}$  line, it will remain high while the DSP prepares to load code into itself. When the DSP has begun the boot process INTREQ ( $\overline{ABOOT}$ ) will be driven low and it will remain low during the entire download procedure. INTREQ should be ignored during download, i.e. interrupts should be masked on the host. The download time will vary according to the size of the download image and the frequency of the main DSP clock. At the conclusion of autoboot, the DSP issues an internal reset which will cause INTREQ to rise, indicating that boot has completed. The autoboot sequence is guaranteed to complete in 200ms (from rising edge of RESET to the internal reset of the CS493XX).







## 8.3. Internal Boot

Certain applications are stored in the ROM of the CS493XX. To enable these applications a special loader called an internal boot assist program must be used. This internal boot assist (or IBA) code can be downloaded using either host boot or autoboot. After the IBA program has been downloaded, it enables the internally stored program.

#### 8.4. Application Failure Boot Message

Each piece of application code is specifically tailored for an individual part in the CS493XX family. Although it is possible to load a piece of code into the wrong chip and receive a BOOT\_SUCCESS byte, the code will not initialize itself. In order to facilitate the debug of designs which can accept many members of the CS493XX family, an APPLICATION\_FAILURE message is provided.

As mentioned earlier, the host should wait for at least 5ms after download before sending configuration messages to the CS493XX. This provides time for the code to initialize itself. If the **INTREQ** pin is low 1ms after the download process has completed, the host should read from the CS493XX. The 0xF0 indicates byte APPLICATION\_FAILURE. This byte informs the host that the application code was loaded into an incompatible DSP.

Although most boot messages are essentially ignored for autoboot, it should be noted that the APPLICATION\_FAILURE message is applicable whether serial boot or autoboot is used.

## 8.5. Resetting the CS493XX

Resetting the CS493XX uses a combination of software and hardware. To reset the device, a previous application must have been downloaded. The flow diagram in Figure 37 shows the procedure for performing a reset.

The following is a detailed description of a reset sequence to the CS493XX. All writes and reads with the CS493XX should follow the protocol given in Section 6 "Control" -- page 30.

- 1) Reset begins when the host issues a hard reset and holds the mode pins appropriately ( $\overline{WR}$ ,  $\overline{RD}$ , and PSEL) as described in Section 6 "Control" -- page 30. It is assumed that the communication protocol is followed for whichever communication mode is chosen by the host.
- 2) The host should then send the message SOFT\_RESET (0x000001). This will reset the previously downloaded application with all of the hardware configurations in their default states. The application code user's guide for each application lists those parameters which are affected by a SOFT\_RESET.
- After waiting 5 ms to allow the downloaded application to initialize, the host can send configuration messages for both hardware and software configuration.

This method of resetting the DSP is usually referred to as a soft reset even though it involves toggling the reset pin.



Figure 36. Autoboot INTREQ Behavior



## 9. DIGITAL INPUT & OUTPUT

The CS493XX supports a wide variety of data input and output mechanisms through various input and output ports. Hardware availability is entirely dependent on whether the software application code being used supports the required mode. This data sheet presents most of the modes available with the CS493XX hardware. This does not mean that all of the modes are available with any particular piece of application code. The application code user's guide for the particular code being used should be referenced to determine if a particular mode is supported. In addition if a particular mode is desired hich is not presented, please contact your sales representative as to its availability.

#### 9.1. Digital Audio Formats

This subsection will describe some common audio formats that the CS493XX supports. It should be noted that the input ports use up to 24-bit PCM res-

olution and 16-bit compressed data word lengths. The output port of the CS493XX provides up to 24bit PCM resolution.

# 9.1.1. $I^2S$

Figure 38 shows the I<sup>2</sup>S format. For I<sup>2</sup>S, data is presented most significant bit first, one SCLK delay after the transition of LRCLK and is valid on the rising edge of SCLK. For the I<sup>2</sup>S format, the left subframe is presented when LRCLK is low and the right subframe is presented when LRCLK is high. SCLK is required to run at a frequency of 48Fs or greater on the input ports.

## 9.1.2. Left Justified

Figure 39 shows the left justified format with a rising edge SCCLK. Data is presented most significant bit first on the first SCLK after an LRCLK transition and is valid on the rising edge of SCLK. For the left justified format, the left subframe is



- Notes: 1. RESET must be held LOW for at least 100 ns to satisfy  $t_{rstl}$ 
  - It should be noted that mode pins are used to configure the CS493XX communication mode. These mode pins are latched internally on the rising edge of reset and can be set dynamically by a microprocessor or can be statically pulled HIGH or LOW. If these pins are driven dynamically, setup and hold times must be satisfied as stated in the CS493XX Datasheet. More information about the function of the mode pins can be found in the CS493XX Datasheet and in Section 6 "Control" -- page 30,
  - 3. Configuration messages determine both hardware and software configuration. Hardware configurations are described in **section 10** of this manual. Software application configuration messages are described in the Application Code User's Guide for the code being used.





presented when LRCLK is high and the right subframe is presented when LRCLK is low. The left justified format can also be programmed for data to be valid on the falling edge of SCLK. SCLK is required to run at a frequency of 48Fs or greater on the input ports.

## 9.1.3. Multi-Channel

Figure 40 shows the multi-channel format. In this format up to 6 channels of audio are presented on one data line with M bits per channel. Channels 0, 2, and 4 are presented while the LRCLK is high and channels 1, 3, 5 are presented while the LRCLK is low. Data is valid on the rising edge of SCLK and is presented most significant bit first. It should be noted that in the multichannel modes the SCLK rate must be greater than the number of bits per channel multiplied by the number of channels. In the example SCLK must be greater than M \* 6.

Because each of the ports is fully configurable (SCLK polarity, LRCLK polarity, Word Width, SCLK Rate) not all modes have been presented.

## 9.2. Digital Audio Input Port

The digital audio input port, or DAI, is used for both compressed and PCM digital audio data input. In addition this port supports a special clocking mode in which a clock can be input to directly drive the internal 33 bit counter. Table 11 shows the pin names, mnemonics and pin numbers associated with the DAI.

Pin Description	Pin Number
Serial Data In	22
Secondary STC clock	
Serial Bit Clock	25
Frame Clock	26
	Pin Description Serial Data In Secondary STC clock Serial Bit Clock Frame Clock

Table 11. Digital Audio Input Port





The DAI is fully configurable including support for I<sup>2</sup>S, left justified and multichannel formats. In addition the DAI can be programmed for slave clocks, where LRCLKN1 and SCLKN1 are inputs, or master clocks, where LRCLKN1 and SCLKN1 are outputs. In order for clocks to be master, the internal PLL must be used.

STCCLK2 can also be programmed to drive the internal 33 bit counter. This counter would typically be driven by a 90kHz clock. The internal counter is used by certain application code for audio/video synchronization purposes.

# 9.3. Compressed Data Input Port

The compressed data input port, or CDI, can be used for both compressed and PCM data input. Table 12 shows the mnemonic, pin name and pin number of the pins associated with the CDI port on the CS493XX.

Pin Name	Pin Description	Pin Number
SDATAN2	Serial Data In	27
CMPDATA	Compressed Data In	
SCLKN2	Serial Bit Clock	28
CMPCLK		
LRCLKN2	Frame Clock	29
CMPREQ	Data Request Out	

**Table 12. Compressed Data Input Port** 

The CDI is fully configurable including support for I<sup>2</sup>S, left justified and multichannel formats. The CDI can also be programmed for slave clocks, where LRCLKN2 and SCLKN2 are inputs, or master clocks, where LRCLKN2 and SCLKN2 are outputs. In order for clocks to be mastered, the internal PLL must be used.

In addition the CDI can be configured for bursty compressed data input. Bursty audio delivery is a special format in which only clock (CMPCLK) and data (CMPDAT) are used to deliver compressed data to the CS493XX (i.e. no frame clock or LR-CLK). A third line, CMPREQ, is used to request more data from the host. It is an indicator that the

CS493XX internal FIFO is low on data and can accept another burst. Typically this mode is used for compressed data delivery where asynchronous data transfer occurs in the system, i.e. in a system such as a settop box or HDTV. PCM data can not be presented in this mode since data is interpreted as a continuous stream with no word boundaries.

# 9.4. Byte Wide Digital Audio Data Input

Two types of byte wide parallel delivery are supported by the CS493XX. If using one of the parallel control modes described in section 6.2, then the parallel interface can also be used for delivering data. If using I2C or SPI control, then parallel delivery can still be used using CMPCLK and GPIO[7:0].

# 9.4.1. Parallel Delivery with Parallel Control

If using the Intel or Motorola Parallel host interface mode, the system designer can also choose to deliver data through the byte wide parallel port. The delivery mechanism is identical to that discussed in section 6.2.

The compressed data input register (CMPDAT) receives bytes of data when the host interface writes to address 11b (A1 and A0 are both high). The host should check level of the Compressed Data FIFO before sending data. The CS493XX has two means of indicating the Compressed Data FIFO level. The MFB bit in the Host Control Register is one indicator of the Compressed Data FIFO level. The MFB bit remains low until the FIFO level. The MFB bit remains low until the FIFO threshold has been reached. The alternative is to use the CMPREQ pin of the CS493XX. The CMPREQ pin also remains low until the FIFO threshold has been reached. The host has the option of using either CMPREQ or the MFB bit.

Data should be delivered to the CS493XX in blocks of data. Before each block is delivered, the host should check the MFB bit (or the CMPREQ pin). If the MFB bit (CMPREQ) is low, then the host can deliver a block of data one byte at a time. If the



MFB bit (CMPREQ) is high, no more data should be sent to the CS493XX. Once the MFB bit (CM-PREQ) has gone low again, the host may send another block of compressed audio data.

During delivery of a block of data the FIFO threshold should not be checked. In other words the FIFO indicators are level sensitive and indicate that a block can be delivered when they are low. They may return high during the data delivery. When this happens there is still room for the remaining bytes of the block.

The PCM data input register (PCMDAT) receives bytes of data when the host interface writes to address 10b (A1 high, A0 low). The MFC bit in the Host Control Register is an indicator of the PCM FIFO level. The MFC bit remains low until the FIFO threshold has been reached.

The PCMRST bit of the CONTROL register provides absolute software/hardware synchronization by initializing the input channel to uniquely recognize the first write to the byte-wide PCMDATA port. Toggling PCMRST high and low informs the DSP that the next sample read from the PCMDA-TA port is the first sample of the left channel. In this fashion, the CS492X can translate successive byte writes into a variable number of channels with a variable PCM sample size. In the most simple case, the CS492X can receive stereo 8-bit PCM one byte at a time with the internal DSP assigning the first 8-bit write (after PCMRST) to the left channel and the second 8-bit write to the right channel. For 24-bit PCM, it assigns the first three 8-bit writes (after PCMRST) to the left channel and the next three writes to the right channel. Before starting PCM transfer, or to initiate a new PCM transfer, the PCMRST bit must be toggled as described above to insure data integrity.

Data must be delivered to the CS492X in blocks of data. The block size is set through a hardware configuration message. Before each block is delivered, the host should check the MFC bit. If the MFC bit is low, then the host can deliver a block of data one byte at a time. If the MFC bit is high, no more data should be sent to the CS492X. Once the MFC bit has gone low again, the host may send another block of PCM audio data. The MFC bit is FIFO level sensitive. In other words, it may change during the transfer of a block. The host should complete the block transfer and ignore the MFC bit until the block transfer is complete.

## 9.4.2. Parallel delivery with serial control

When using  $I^2C$  or SPI control, bytewide delivery of data can still be achieved using SCLKN2(CMP-CLK) and GPIO[8:0]. In this mode the bytewide parallel data is clocked into the part on the transition of CMPCLK.

In this mode CMPREQ can be used as the FIFO threshold indicator. When CMPREQ is low it means that the CS493XX can receive another block of data.

# 9.5. Digital Audio Output Port

The Digital Audio Output port, or DAO, is the port used for digital output from the DSP. Table 13 shows the signals associated with the DAO. As with the input ports the clocks and data are fully configurable via hardware configuration.

Pin Name	Pin Description	Pin Number
AUDATA3, XMT958	Serial Data Out IEC60958 Transmitter	3
AUDATA2	Serial Data Out	39
AUDATA1	Serial Data Out	40
AUDATA0	Serial Data Out	41
LRCLK	Frame Clock	42
SCLK	Serial Bit Clock	43
MCLK	Master Clock	44

**Table 13. Digital Audio Output Port** 

MCLK is the master clock and is firmware configurable to be either an input or an output. If MCLK



is to be used as an output, the internal PLL must be used. As an output MCLK can be configured to provide a 128Fs, 256Fs or 512Fs clock, where Fs is the output sample rate.

SCLK is the bit clock used to clock data out on AUDATA0. AUDATA1. AUDATA2 and AUDATA3. LRCLK is the data framing clock whose frequency is typically equal to the sampling frequency. Both LRCLK and SCLK can be configured as either inputs (Slave mode) or outputs (Master mode). When LRCLK and SCLK are configured as inputs, MCLK is a don't care as an input. When LRCLK and SCLK are configured as outputs, they are derived from MCLK. Whether MCLK is configured as an input or an output, an internal divider from the MCLK signal is used to produce LRCLK and SCLK. The ratios shown in table 14 give the possible SCLK values for different MCLK frequencies (all values in terms of the sampling frequency, Fs).

MCLK		SCLK (Fs)				
(Fs)	32	48	64	128	256	512
128	Х		Х			
384**	Х	Х	Х			
256	Х		Х	Х	Х	
512	Х		Х	Х	Х	Х

\*\* For MCLK as an input only

Table 14. MCLK/SCLK Master Mode Ratios

AUDAT0 is configurable to provide six, four, or two channels. AUDATA1, AUDATA2 and AUDATA3 can both output two channels of data. Typically the AUDATA0, AUDATA1, AUDATA2 and AUDATA3 outputs are used in left justified, I2S or right justified modes. AUDATA0, AUDATA1 and AUDATA2 are used for 5.1 output, presenting all six channels of surround sound (Left, Center, Right, Left Surround, Right Surround and Subwoofer). AUDATA3 can be used with AUDATA0, AUDATA1 and AUDATA2 to support 7.1 output. Alternatively AUDATA3 can be used for dual zone support. AUDATA3 is multiplexed with the XMT958 output so only one can be used at any one time.

Table 15 shows the mapping of DAO channels to actual outputs when not in a multichannel mode.

DAO_Channel	Subframe	Signal
0	Left	AUDATA0
1	Right	AUDATA0
2	Left	AUDATA1
3	Right	AUDATA1
4	Left	AUDATA2
5	Right	AUDATA2
6	Left	AUDATA3
7	Right	AUDATA3

Table 15. Output Channel Mapping

Please consult the application code user's guides to determine what modes are supported by the application code being used.

#### 9.5.1. IEC60958 Output

The XMT958 output is shared with the AUDATA3 output so only one can be used at any one time. The XMT958 output provides a CMOS level bi phase encoded output. The XMT958 function can be internally clocked from the PLL or from an MCLK input if MCLK is 256Fs or 512Fs. All channel status information can be used when using software which supports this functionality. This output can be used for either 2 channel PCM output or compressed data output in accordance with IEC61937. To be fully IEC60958 compliant this output would need to be buffered through an RS422 device or an optocoupler as its outputs are only CMOS. Please consult software user's guide to determine if this pin is supported by the download code being used.



## **10. HARDWARE CONFIGURATION**

After download or soft reset, and before kickstarting the application (please see the Audio Manager in the Application Messaging Section of any application code user's guide for more information on kickstarting), the host has the option of changing the default hardware configuration. Hardware configuration messages are used to physically reconfigure the hardware of the audio decoder, as in enabling or disabling address checking for the serial communication port. Hardware configuration messages are also used to initialize the data type (i.e., PCM or compressed) and format (e.g., I<sup>2</sup>S, left justified, etc.) for digital data inputs, as well as the data format and clocking options for the digital output port.

In general, the hardware configuration can only be changed immediately after download or after soft reset. However, some applications provide the capability to change the input ports without affecting other hardware configurations after sending a special Application Restart message (please see the Audio Manager in any Application Code User's Guide to determine whether the Application Restart message is supported).

Serial digital audio data bit placement and sample alignment is fully configurable in the CS493XX including left justified, right justified, delay bits or no delay bits, variable sample word sizes, variable output channel count, and programmable output channel pin assignments and clock edge polarity to integrate with most digital audio interfaces. If a mode is needed which is not presented, please consult your sales representative as to its availability.

## **10.1. Address Checking**

When using one of the serial communication modes,  $I^2C$  or SPI, as discussed in Section 6.1, it is necessary to send a 7-bit address along with a read/write bit at the start of any serial transaction. By default, address checking is disabled in the CS493XX.

The following 4-word hex message configures the address checking circuitry of the CS492X: It should be noted that this will allow the host to enable address checking and change the address of the device. If address checking disabled is acceptable, then these messages do not need to be sent.

0x800252

0x00FFFF

0x800152

 $0x\mathbf{HH}0000$ 

In the last word the following bits should replace **HH**:

bits23:17 - New Address to use for checking (if enabling address checking)

bit 16 - 1 = Address checking on 0 = Address checking off

#### 10.2. Input

Both data format ( $I^2S$ , Left Justified, etc.) and data type (compressed or PCM) are required to fully define the input port's hardware configuration. The DAI and the CDI are configured by the same group of messages since their configurations are interrelated. The naming convention of the input hardware configuration is as follows:

#### INPUT A B C D

where A, B, C and D are the parameters used to fully define the input port. The parameters are defined as follows:

A - Data Type

B - Data Format (This is a don't care for parallel modes of data delivery)

C - SCLK Polarity

D - FIFO Setup (only valid for parallel modes of data delivery)

The following tables show the different values for each parameter as well as the hex message that needs to be sent. When creating the hardware con-



figuration message, only one hex message should be sent per parameter. It should be noted that the entire B parameter hex message must be sent, even if one of the input ports has been defined as unused by the A parameter .

		Hex
A Value	Data Type	Message
0	DAI - PCM	0x800210
(default)	CDI - Compressed	0x3FBFC0
		0x800110
		0x80002C
1	DAI - PCM and Compressed	0x800210
	CDI - Unused	0x3FBFC0
		0x800110
0		0xC0002C
2	DAI - Unused	0x800210
	CDI - PCM	
		0x800110
3		0x800210
5	CDL - Bursty Compressed	0x003EC0
	(See Special Considerations	0x800110
	Note 2)	0x0E002C
4	DAI - Multi-Channel PCM	0x800210
	CDI - PCM	0x3FBFC0
		0x800110
		0x80002C
5	DAI - PCM	0x800210
	CDI - Multi-Channel PCM	0x3FBFC0
		0x800110
		0x800025
6	DAI - PCM	0x800210
	CDI - Not Used	0x003FC0
	Parallel Port - Compressed	0x800110
_	(FIFO B)	0x0E002B
1	DAI - Not Used	0x800210
	CDI - PCM Derellel Dert Compressed	0x003FC0
		0x000110
0		0x0E0023
0	CDL - Not Used	
	Parallel Port - PCM (FIFO C)	0x800110
	and Compressed (FIFO B)	0x0E0013
		0.020010

**Table 16. Input Data Type Configuration** 

		Нох
B Value	Data Format	Message
		0x800217
(default)	PCM - 1-5 24 Bit	0x8080FF
(uclauit)	Compressed - I <sup>2</sup> S 16 Bit	0x80021A
		0x8080EE
		0x800117
		0x000117
		0x800114
		0x00011A
1	PCM - Loft_Justified 24 Bit	0x011300
1	Compressed - Left Justified 16	0x8080EE
	ы	
		0x000117
		0x001000
		0x80011A
0		0001800
2	PCM - 12S 24 Bit	0x800217
	Multi-channel PCM - Left Justi-	0x8080FF
	fied 24 bit PCM	0x80021A
		0x8080FF
		0x800117
		0x0048C0
		0x80011A
		0x0119C0
3	PCM - Left Justified 24 Bit	0x800217
	Multi-channel PCM - Left Justi-	0x8080FF
	fied 24 bit	0x80021A
		0x8080FF
		0x800117
		0x0048C0
		0x80011A
		0x0018C0
4-6	Not Used	
7	PCM - I2S 24 Bit	0x800217
	Multi-channel PCM - Left Justi-	0x8080FF
	fied 20 bit	0x80021A
		0x8080FF
		0x800117
		0x003CC0
		0x80011A
		0x0119C0
8	PCM - Left Justified 24 Bit	0x800217
	Multi-channel PCM - Left Justi-	0x8080FF
	fied 20 bit	0x80021A
		0x8080FF
		0x800117
		0x003CC0
		0x80011A
		0x0018C0

**Table 17. Input Data Format Configuration** 



C Value	SCLK Polarity (Both CDI & DAI Port)	Hex Message
0	Data Clocked in on Rising	0x800217
(default)	Edge	0xFFFFDF
	-	0x80021A
		0xFFFFDF
1	Data Clocked in on Falling	0x800117
	Edge	0x000020
	_	0x80011A
		0x000020

Table 18. Input SCLK Polarity Configuration

#### 10.2.1. Input Configuration Considerations

- 24-bit PCM input requires at least 24 SCLKS per sub-frame. The DSP always uses 24-bit resolution for PCM input. Systems having less than 24-bit resolution will not have a problem as the extra bits taken by the DSP will be under the noise floor of the input signal for left justified and I<sup>2</sup>S formats. For compressed input, data is always taken in 16 bit word lengths.
- 2) If the clocks to the audio ports are known to be corrupted, such as when an SPDIF receiver goes out of lock, the device should be reset and reconfigured. Failure to do so could result in corrupted data and unpredictable behavior.

D Value	FIFO Size & Blocksize (no default - only applicable to parallel delivery modes)	Hex Message
1	Compressed FIFO B Size -	0x800014
	6kbyte	0x280D00
	Blocksize - up to 2kbyte	
2	PCM FIFO C Size - 6kbyte	0x800014
	Blocksize - up to 2kbyte	0x820300

**Table 19. FIFO Setup Configuration** 

#### **10.3. Output**

The naming convention for the DAO configuration is as follows:

#### OUTPUT A B C D E

where the parameters are defined as:

A - DAO Mode (Master/Slave for LRCLK and SCLK)

- B Data Format
- C MCLK Frequency
- **D** SCLK Frequency
- E SCLK Polarity

The following tables show the different values for each parameter as well as the hex message that needs to be sent. When creating the hardware configuration message, only one hex message should be sent per parameter.

A Value	DAO Modes (LRCLK & SCLK)	Hex Message
0	MCLK - Slave	0x80017F
(default)	SCLK - Slave	0x400000
1	MCLK - Slave	0x80027F
	SCLK - Master	0xBFFFFF
	LRCLK - Master	
2	MCLK - Master	0x80027F
	SCLK - Master	0xBFDFFF
	LRCLK - Master	

Table 20. Output Clock Configuration

#### 10.3.1. Output Configuration Considerations

- 1) All PCM output is 24-bit resolution
- 2) An SCLK frequency of at least 128Fs must be selected for the 20-bit multi-channel mode.
- 3) An SCLK frequency of at least 256Fs must be selected for the 24-bit multi-channel mode.
- 4) If the clocks to the audio ports are known to be corrupted, such as when an SPDIF receiver goes out of lock, the device should be reset and reconfigured. Failure to do so could result in corrupted data and unpredictable behavior.



		Hex
B Value	DAO Data Format	Message
0	I <sup>2</sup> S 24-bit	0x80027F
(default)		0xFC7FFF
		0x80027C
		0xF01F00
		0x80027D
		0xF01F00
		0x80027E
		0xF01F00
		0x80017F
		0x038000
		0x80017C
		0x000001
		0x80017D
		0x000001
		0x80017E
1	Loft Justified 24-bit	0x000001
1	Left Justified 24-bit	
		0x800270
		0xE01E00
		0x80027D
		0xE01E00
		0x80027E
		0xF01F00
		0x80017F
		0x018000
2	Multi-Channel	0x80027F
	20 bit Left Justified	0xFC7FFF
	(SCLK must be at least 128Fs	0x80027C
	for this mode)	0xF01F00
	,	0x80027D
		0xF01F00
		0x80027E
		0xF01F00
3	Multi-Channel	0x80027F
	24 bit Left Justified	0xFC7FFF
	(SCLK must be at least 256Fs	0x80027C
	for this mode)	0xF01F00
		0x80027D
		0xF01F00
		0x80027E
		0xF01F00
		0x80017C
		0x008000

Table 21. Output Data Format Configuration

		Hex
C Value	MCLK Frequency	Message
0	256Fs	0x80027F
(default)		0xFFE7FF
1	512Fs	0x80027F
		0xFFE7FF
		0x80017F
		0x001000
2	128Fs	0x80027F
		0xFFE7FF
		0x80017F
		0x001800
3	384Fs	0x80027F
	(SCLK must be 64Fs in this	0xFFE7FF
	mode and MCLK must be an	0x80017F
	input)	0x000800

Table 22. Output MCLK Configuration

		Hex
D Value	SCLK Frequency	Message
0	64Fs	0x80027F
(default)		0xFFF8FF
		0x80017F
		0x000100
1	128Fs	0x80027F
		0xFFF8FF
		0x80017F
		0x000200
2	256Fs	0x80027F
		0xFFF8FF
		0x80017F
		0x000300

Table 23. Output SCLK Configuration

		Hex
E Value	SCLK Polarity	Message
0	Data Valid on Rising Edge	0x80027F
(default)	(clocked out on falling)	0xF7FFFF
1	Data Valid on Falling Edge	0x80017F
	(clocked out on rising)	0x080000

Table 24. Output SCLK Polarity Configuration



## 10.4. Creating Hardware Configuration Messages

The single hardware configuration message that must be sent to the CS492X after download or soft reset should be a concatenation of the messages in the previous sections. The complete hardware configuration message should be created by taking a message for each parameter (where the default is not acceptable) and concatenating the messages together. No messages need to be sent if the default configuration for a particular parameter is acceptable. This example can be easily expanded to fit other system requirements.

For example if the host system has the following configuration:

Address Checking: Disabled

The above configuration is default so no configuration message is required.

- DAI: Left Justified Slave Mode PCM and Compressed data
- CDI: Not used

The above configuration corresponds to

INPUT A1 B1

which corresponds to a configuration message of:

0x800210 0x3FBFC0

0x800110

0xC0002C

0x800217 0x8080FF

- 0x80021A
- 0x8080FF
- 0x800117
- 0x001000
- 0x80011A

0x001800

DAO: Left Justified slave mode (LRCLK, SCLK inputs) MCLK @ 256Fs SCLK @ 64Fs

The above configuration corresponds to

OUTPUT A0 B1 C0 D0

which has a configuration message of:

0x80027F 0xFC7FFF 0x80027C 0xF01F00 0x80027D 0xF01F00 0x80027E 0xF01F00 0x80017F 0x018000

Concatenating the messages together gives the following hardware configuration message that should be sent after download or soft reset:

WORD#	VALUE	WORD#	VALUE
1	0x800210	12	0x001800
2	0x3FBFC0	13	0x80027F
3	0x800110	14	0xFC7FFF
4	0xC0002C	15	0x80027C
5	0x800217	16	0xF01F00
6	0x8080FF	17	0x80027D
7	0x80021A	18	0xF01F00
8	0x8080FF	19	0x80027E
9	0x800117	20	0xF01F00
10	0x001000	21	0x80017F
11	0x80011A	22	0x018000

Table 25. Example Values to be Sent to CS493XX AfterDownload or Soft Reset



## **11. PIN DESCRIPTIONS**



#### VA—Analog Positive Supply: Pin 34

Analog positive supply for clock generator. Nominally +2.5 V.

#### AGND—Analog Supply Ground: Pin 35

Analog ground for clock generator PLL.

#### VD1, VD2, VD3—Digital Positive Supply: Pins 1, 12, 23

Digital positive supplies. Nominally +2.5 V.

#### DGND1, DGND2, DGND3—Digital Supply Ground: Pins 2, 13, 24

Digital ground.

#### FILT1—Phase-Locked Loop Filter: Pin 33

Connects to an external filter for the on-chip phase-locked loop.

#### FILT2—Phase Locked Loop Filter: Pin 32

Connects to an external filter for the on-chip phase-locked loop.

#### **CLKIN—Master Clock Input: Pin 30**

CS493XX clock input. When in internal clock mode (CLKSEL == DGND), this input is connected to the internal PLL from which all internal clocks are derived. When in external clock mode (CLKSEL == VD), this input is connected to the DSP clock. *INPUT* 



#### CLKSEL—DSP Clock Select: Pin 31

This pin selects the clock mode of the CS493XX. When CLKSEL is low, CLKIN is connected to the internal PLL from which all internal clocks are derived. When CLKSEL is high CLKIN is connected to the DSP clock. *INPUT* 

#### DATA7, EMAD7, GPIO7—Pin 8 DATA6, EMAD6, GPIO6—Pin 9 DATA5, EMAD5, GPIO5—Pin 10 DATA4, EMAD4, GPIO4—Pin 11 DATA3, EMAD3, GPIO3—Pin 14 DATA2, EMAD2, GPIO2—Pin 15 DATA1, EMAD1, GPIO1—Pin 16 DATA0, EMAD0, GPIO0—Pin 17

In parallel host mode, these pins provide a bidirectional data bus. If a serial host mode is selected, these pins can provide a multiplexed address and data bus for connecting an 8-bit external memory. Otherwise, in serial host mode, these pins can act as general-purpose input or output pins that can be individually configured and controlled by the DSP. *BIDIRECTIONAL - Default: INPUT* 

#### A0, SCCLK—Host Parallel Address Bit Zero or Serial Control Port Clock: Pin 7

In parallel host mode, this pin serves as one of two address input pins used to select one of four parallel registers. In serial host mode, this pin serves as the serial control clock signal, specifically as the SPI clock input or the I<sup>2</sup>C clock input. *INPUT* 

#### A1, SCDIN—Host Address Bit One or SPI Serial Control Data Input: Pin 6

In parallel host mode, this pin serves as one of two address input pins used to select one of four parallel registers. In SPI serial host mode, this pin serves as the data input. *INPUT* 

#### **RD**, **R/W**, **EMOE**, **GPIO11**—Host Parallel Output Enable or Host Parallel R/W or External Memory Output Enable or General Purpose Input & Output Number 11: Pin 5

In Intel parallel host mode, this pin serves as the active-low data bus enable input. In Motorola parallel host mode, this pin serves as the read-high/write-low control input signal. In serial host mode, this pin can serve as the external memory active-low data-enable output signal. Also in serial host mode, this pin can serve as a general purpose input or output bit. *BIDIRECTIONAL - Default: INPUT* 

#### WR, DS, EMWR, GPIO10—Host Write Strobe or Host Data Strobe or External Memory Write Enable or General Purpose Input & Output Number 10: Pin 4

In Intel parallel host mode, this pin serves as the active-low data-write-input strobe. In Motorola parallel host mode, this pin serves as the active-low data-strobe-input signal. In serial host mode, this pin can serve as the external-memory active-low write-enable output signal. Also in serial host mode, this pin can serve as a general purpose input or output bit. *BIDIRECTIONAL - Default: INPUT* 

#### CS—Host Parallel Chip Select, Host Serial SPI Chip Select: Pin 18

In parallel host mode, this pin serves as the active-low chip-select input signal. In serial host SPI mode, this pin is used as the active-low chip-select input signal. *INPUT* 

#### **RESET—Master Reset Input: Pin 36**

Asynchronous active-low master reset input. Reset should be low at power-up to initialize the CS493XX and to guarantee that the device is not active during initial power-on stabilization periods. At the rising edge of reset the host interface mode is selected contingent on the state of the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  and PSEL pins. Additionally, an autoboot sequence can be initiated if a serial control mode is selected and  $\overline{\text{ABOOT}}$  is held low. If reset is low all bidirectional pins are high impedance inputs. *INPUT* 

#### SCDIO, SCDOUT, PSEL, GPIO9—Serial Control Port Data Input and Output, Parallel Port Type Select: Pin 19

In I<sup>2</sup>C mode, this pin serves as the open-drain bidirectional data pin. In SPI mode this pin serves as the data output pin. In parallel host mode, this pin is sampled at the rising edge of RESET to configure the parallel host mode as an Intel type bus or as a Motorola type bus. In parallel host mode, after the bus mode has been selected, the pin can function as a general-purpose input or output pin. *BIDIRECTIONAL - Default: INPUT* In I<sup>2</sup>C mode this pin is an OPEN DRAIN I/O and requires a 4.7k Pull-Up

# **EXTMEM**, GPIO8—External Memory Chip Select or General Purpose Input & Output Number 8: Pin 21

In serial control port mode, this pin can serve as an output to provide the chip-select for an external byte-wide ROM. In parallel and serial host mode, this pin can also function as a general-purpose input or output pin. *BIDIRECTIONAL - Default: INPUT* 

#### **INTREQ**, **ABOOT**—Control Port Interrupt Request, Automatic Boot Enable: Pin 20

Open-drain interrupt-request output. This pin is driven low to indicate that the DSP has outgoing control data and should be serviced by the host. Also in serial host mode, this signal initiates an automatic boot cycle from external memory if it is held low through the rising edge of reset. *OPEN DRAIN I/O - Requires 4.7k Ohm Pull-Up* 

#### AUDATA2—Digital Audio Output 2: Pin 39

PCM multi-format digital-audio data output, capable of two-channel 20-bit output. This PCM output defaults to DGND as output until enabled by the DSP software. *OUTPUT* 

#### AUDATA1—Digital Audio Output 1: Pin 40

PCM multi-format digital-audio data output, capable of two-channel 20-bit output. This PCM output defaults to DGND as output until enabled by the DSP software. *OUTPUT* 

#### AUDATA0—Digital Audio Output 0: Pin 41

PCM multi-format digital-audio data output, capable of two-, four-, or six-channel 20-bit output. This PCM output defaults to DGND as output until enabled by the DSP software. *OUTPUT* 



#### MCLK—Audio Master Clock: Pin 44

Bidirectional master audio clock. MCLK can be an output from the CS493XX that provides an oversampled audio-output clock at either 128 Fs, 256 Fs, or 512 Fs. MCLK can be an input at 128 Fs, 256 Fs, 384 Fs, or 512 Fs. MCLK is used to derive SCLK and LRCLK when SCLK and LRCLK are driven by the CS493XX. *BIDIRECTIONAL - Default: INPUT* 

#### SCLK—Audio Output Bit Clock: Pin 43

Bidirectional digital-audio output bit clock. SCLK can be an output that is derived from MCLK to provide 32 Fs, 64 Fs, 128 Fs, 256 Fs, or 512 Fs, depending on the MCLK rate and the digital-output configuration. SCLK can also be an input and must be at least 48Fs or greater. As an input, SCLK is independent of MCLK. *BIDIRECTIONAL - Default: INPUT* 

#### LRCLK—Audio Output Sample Rate Clock: Pin 42

Bidirectional digital-audio output-sample-rate clock. LRCLK can be an output that is divided from MCLK to provide the output sample rate depending on the output configuration. LRCLK can also be an input. As an input LRCLK is independent of MCLK. *BIDIRECTIONAL - Default: INPUT* 

#### AUDATA3,XMT958—SPDIF Transmitter Output, Digital Audio Output 3: Pin 3

CMOS level output that contains a biphase-encoded clock for synchronously providing two channels of PCM digital audio or a IEC61937 compressed-data interface or both. This output typically connects to the input of an RS-422 transmitter or to the input of an optical transmitter. Conversely this pin can be configured to be a third digital audio output. *OUTPUT* 

#### SCLKN1, STCCLK2—PCM Audio Input Bit Clock: Pin 25

Bidirectional digital-audio bit clock that is an output in master mode and an input in slave mode. In slave mode, SCLKN1 operates asynchronously from all other CS493XX clocks. In master mode, SCLKN1 is derived from the CS493XX internal clock generator. In either master or slave mode, the active edge of SCLKN1 can be programmed by the DSP. For applications supporting PES layer synchronization this pin can be used as STCCLK2, which provides a path to the internal STC 33 bit counter. *BIDIRECTIONAL - Default: INPUT* 

#### LRCLKN1—PCM Audio Input Sample Rate Clock: Pin 26

Bidirectional digital-audio frame clock that is an output in master mode and an input in slave mode. LRCLKN1 typically is run at the sampling frequency. In slave mode, LRCLKN1 operates asynchronously from all other CS493XX clocks. In master mode, LRCLKN1 is derived from the CS493XX internal clock generator. In either master or slave mode, the polarity of LRCLKN1 for a particular subframe can be programmed by the DSP. *BIDIRECTIONAL - Default: INPUT* 

#### SDATAN1—PCM Audio Data Input Number One: Pin 22

Digital-audio data input that can accept from one to six channels of compressed or PCM data. SDATAN1 can be sampled with either edge of SCLKN1, depending on how SCLKN1 has been configured. *INPUT* 



#### CMPCLK, SCLKN2—PCM Audio Input Bit Clock: Pin 28

Bidirectional digital-audio bit clock that is an output in master mode and an input in slave mode. In slave mode, SCLKN2 operates asynchronously from all other CS493XX clocks. In master mode, SCLKN2 is derived from the CS493XX internal clock generator. In either master or slave mode, the active edge of SCLKN2 can be programmed by the DSP. If the CDI is configured for bursty delivery, CMPCLK is an input used to sample CMPDAT. *BIDIRECTIONAL - Default: INPUT* 

#### CMPREQ, LRCLKN2—PCM Audio Input Sample Rate Clock: Pin 29

When the CDI is configured as a digital audio input, this pin serves as a bidirectional digitalaudio frame clock that is an output in master mode and an input in slave mode. LRCLKN2 typically is run at the sampling frequency. In slave mode, LRCLKN2 operates asynchronously from all other CS493XX clocks. In master mode, LRCLKN2 is derived from the CS493XX internal clock generator. In either master or slave mode, the polarity of LRCLKN2 for a particular subframe can be programmed by the DSP. When the CDI is configured for bursty delivery, or parallel audio data delivery is being used, CMPREQ is an output which serves as an internal FIFO monitor. CMPREQ is an active low signal that indicates when another block of data can be accepted. *BIDIRECTIONAL - Default: INPUT* 

#### CMPDAT, SDATAN2—PCM Audio Data Input Number Two: Pin 27

Digital-audio data input that can accept from one to six channels of compressed or PCM data. SDATAN2 can be sampled with either edge of SCLKN2, depending on how SCLKN2 has been configured. Similarly CMPDAT is the compressed data input pin when the CDI is configured for bursty delivery. When in this mode, the CS493XX internal PLL is driven by the clock recovered from the incoming data stream. *INPUT* 

#### DC—Reserved: Pin 38

This pin is reserved and should be pulled up with an external 4.7k resistor.

#### DD—Reserved: Pin 37

This pin is reserved and should be pulled up with an external 4.7k resistor.

#### **12. ORDERING INFORMATION**

CS493002-CL 44-Pin PLCC	Temp Range 0-70° C
CS493102-CL 44-Pin PLCC	Temp Range 0-70° C
CS493253-CL 44-Pin PLCC	Temp Range 0-70° C
CS493263-CL 44-Pin PLCC	Temp Range 0-70° C
CS493292-CL 44-Pin PLCC	Temp Range 0-70° C



# **13. PACKAGE DIMENSIONS**



	INCHES		INCHES MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
А	0.165	0.180	4.191	4.572
A1	0.090	0.120	2.286	3.048
В	0.013	0.021	.330	0.533
D	0.685	0.695	17.399	17.653
D1	0.650	0.656	16.510	16.662
D2	0.590	0.630	14.986	16.002
Е	0.685	0.695	17.399	17.653
E1	0.650	0.656	16.510	16.662
E2	0.590	0.630	14.986	16.002
е	0.040	0.060	.102	1.524

# 44L PLCC PACKAGE DRAWING

