


3-stage Power amplifier for 3.5 GHz applications

- linear Output power 31 dBm
- Gain of 21 dB typ.
- Operating voltage 7 V typ.
- unconditionally stable



ESD: **E**lectro**s**tatic **d**ischarge sensitive device,
observe handling precautions!


Type	Marking	Ordering code (taped)	Package 1)
CGY353	t.b.d.	t.b.d.	MW16

Maximum ratings

Characteristics	Symbol	max. Value	Unit
Positive supply voltage	V_D	8	V
Supply current	I_D	t.b.d.	A
Maximum input power	P_{inmax}	tbd	dBm
Channel temperature	T_{Ch}	150	°C
Storage temperature	T_{stg}	-55...+150	°C
Total power dissipation ($T_s \leq 81\text{ °C}$) <i>T_s: Temperature at soldering point</i>	P_{tot}	t.b.d.	W
Pulse peak power	P_{Pulse}	t.b.d.	W

Thermal Resistance

Channel-soldering point	R_{thChS}	t.b.d.	K/W
-------------------------	-------------	--------	-----

Functional block diagramm:


GND	RF and DC ground
Vg1	Gate voltage stage 1
Vg2	Gate voltage stage 2
Vg3	Gate voltage stage 3
Vd1	Drain voltage stage 1
Vd2	Drain voltage stage 2
Vd3	Drain voltage stage 3

Electrical characteristics

(conditions: $T_A = 25^\circ\text{C}$, $f=3425\text{-}3450\text{ MHz}$, $Z_S=Z_L=50\text{ Ohm}$, pulsed op. mode, duty cycle = 30% , mod. see appendix, unless otherwise specified)

Characteristics	Symbol	min	Typ	max	Unit
Idle current $V_D=7V$;	I_{DD}	-	1000	-	mA
Power down current	P_{down}	-	10	-	mA
Gain $V_D=7V$; at nominal linear output power*	G	-	21	-	dB
Output Power linear* $V_D=7V$; $P_{in} = 10\text{dBm}$	P_{out}	-	31	-	dBm
Saturation Output Power $V_D=7V$; $P_{in} = 10\text{dBm}$	P_{sat}	-	33	-	dBm
Overall Power added Efficiency $V_D=7V$; $P_{in} = 7\text{dBm}$	PAE				%
Adjacent channel power +/-156kHz to carrier	ACP			-30	dBc
Input return loss	R_{lin}	10			dB
Noise Figure	NF		5		dB

*)

Modulation: p/4 DQPSK with an alpha = 0.4 root raised cosine filtered


Symbol rate: 256 ksymbols/sec

Transmission burst: Each burst has a 500µsec nominal duration with 20dB of raised cosine shaping of 8 µsec duration at the beginning and the end of the burst. A maximum of three bursts occur in each 5msec period, but consecutive bursts are separated by a minimum interval of 1 msec.


Duty cycle: 30%, 3 bursts per 5msec frame with a minimum interval of 1 msec between bursts

The modulation signal has a peak to mean envelope ratio of 3.1dB.

Application Circuit



Package outline



Published by Infineon Technologies AG, Wireless Products Division, GaAs & Sensor Subdivision, WS GS PM P, Balanstraße 73, 81541 Munich, Germany; Postal Address: P.O. Box 800949, 81609 Munich, Germany.

copyright Infineon Technologies 1999. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery, and prices please contact the Offices of Infineon in Germany or the Infineon Companies and Representatives worldwide.

Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Infineon Office.

Infineon Technologies AG is an approved QS9000 and ISO9001 manufacturer.