

# LCD controller driver for dot matrix displays

## BU97701 / BU97702

The BU97701 and BU97702 are controller drivers used in dot matrix liquid crystal displays that display English-language characters, Japanese kana characters, and symbols. These products can be controlled by a 4-bit or an 8-bit MPU. All of the functions necessary to drive dot matrix displays are contained on a single chip, enabling liquid crystal displays to be configured with a small number of chips. These products are available in QFP-T80 (BU97701) and SQFP-T80 (BU97702) packages.

### ● Applications

Liquid crystal display systems for character displays

### ● Features

- 1) Can accommodate  $5 \times 7$  and  $5 \times 10$  dot matrix LCDs.
- 2) Equipped with an internal display data RAM of  $80 \times 8$  bits; an expansion driver (BU9706KS) can be used to expand the display up to 80 characters.
- 3) Internal display data ROM of 12,000 bits
- 4) Diverse variety of functions includes display clear, cursor home, display on / off, display character blink, display shift, and others.

### ● Absolute maximum ratings ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Limits	Unit
Power supply voltage	$V_{DD}$	$-0.3 \sim +7.0$	V
Power dissipation	Pd	900 <sup>*1</sup>	mW
BU97702	Pd	800 <sup>*2</sup>	
Operating temperature	$T_{opr}$	$-20 \sim +75$	$^\circ\text{C}$
Storage temperature	$T_{stg}$	$-55 \sim +125$	$^\circ\text{C}$

\*1 Reduced by 9.0mW for each increase in  $T_a$  of  $1^\circ\text{C}$  over  $25^\circ\text{C}$  (QFP-T80).

\*2 Reduced by 8.0mW for each increase in  $T_a$  of  $1^\circ\text{C}$  over  $25^\circ\text{C}$  (SQFP-T80).


### ● Recommended operating conditions ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	$V_{DD}$	4.5	—	5.5	V


### ● Model names

Model Number	Built-in font
BU97701-00 / BU97702-00	ROM Ver.00
BU97701-01 / BU97702-01	ROM Ver.01
BU97701-02 / BU97702-02	ROM Ver.02

## ● Block diagram



## ● Pin assignments








## ●Pin descriptions

Pin No.	Pin name	Function		
36 (34)	RS	Selects the register used to read / write instructions and data. If RS = 0 and R / W = 0: Instruction register If RS = 0 and R / W = 1: Busy flag and address counter If RS = 1: Data register		
37 (35)	R / W	Signal that selects the read or write operation. This sends and receives data between the BU97701-00 (BU97702) and host computer. R / W = 0: Write R / W = 1: Read		
38 (36)	E	Signal which enables reading / writing.		
39 ~ 42 (37 ~ 40)	DB <sub>0</sub> ~ DB <sub>3</sub>	Highest four bits of 3-state bi-directional bus. These send and receive data between the BU97701 (BU97702) and host MPU. These are not used with 4-bit operation.		
43 ~ 46 (41 ~ 44)	DB <sub>4</sub> ~ DB <sub>7</sub>	Lowest four bits of 3-state bi-directional bus. These send and receive data between the BU97701 (BU97702) and host MPU.		
31 (29)	LOAD	Signal output which latches the serial data of the external segment driver.		
32 (30)	CP	Signal output which shifts the serial data of the external segment driver.		
34 (32)	DF	AC signal output of the LCD drive waveform.		
35 (33)	D	Outputs the data corresponding to the character pattern to an external segment register. 0: OFF data 1: ON data		
47 ~ 62 (45 ~ 60)	COM <sub>1</sub> ~ COM <sub>16</sub>	Commons: these are common drive signals. At 1 / 8 duty, COM9 to COM16 are de-selected waveforms. At 1 / 11 duty, COM12 to COM16 are de-selected waveforms.		
22 ~ 1 (20 ~ 1) 80 ~ 63 (80 ~ 61)	SEG <sub>1</sub> ~ SEG <sub>40</sub>	Segments: segment drive signals.		
30 (28)	V <sub>5</sub>	LCD power supply	These must satisfy the following relationship: $V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5 \geq V_{SS}$	
26 ~ 29 (24 ~ 27)	V <sub>1</sub> ~ V <sub>4</sub>	LCD power supply for external driver.		
33, 23 (31, 21)	V <sub>DD</sub> , V <sub>SS</sub>	Power supply pins; V <sub>DD</sub> = 5.0 ± 10%, V <sub>SS</sub> = 0V		
24, 25 (22, 23)	OSC <sub>1</sub> , OSC <sub>2</sub>	When the internal clock is operating, the resistance is connected to these pins. When an external clock is operating, the clock is input to OSC <sub>1</sub> . (OSC <sub>2</sub> is open.)		

\* The 97702 pin numbers are indicated within parentheses.

## ● Input / output circuits




●Electrical characteristics (unless otherwise noted, Ta = 25°C, V<sub>DD</sub> = 5V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	Measurement circuit
Input high level voltage 1	V <sub>IH1</sub>	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub>	V		Fig.1
Input low level voltage 1	V <sub>IL1</sub>	0	—	0.2 × V <sub>DD</sub>	V		Fig.1
Input high level voltage 2	V <sub>IH2</sub>	2.2	—	—	V		Fig.1
Input low level voltage 2	V <sub>IL2</sub>	—	—	0.8	V		Fig.1
Output high level voltage 1	V <sub>OH1</sub>	V <sub>DD</sub> – 0.3	—	—	V	I <sub>OH</sub> = – 0.625mA	Fig.1
Output low level voltage 1	V <sub>OL1</sub>	—	—	0.3	V	I <sub>OL</sub> = 0.625mA	Fig.1
Output high level voltage 2	V <sub>OH2</sub>	2.4	—	—	V	I <sub>OH</sub> = – 1.2mA	Fig.1
Output low level voltage 2	V <sub>OL2</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.0mA	Fig.1
COM driver ON resistance	R <sub>COM</sub>	—	—	20	kΩ	I <sub>d</sub> = ± 50μA	Fig.1
SEG driver ON resistance	R <sub>SEG</sub>	—	—	30	kΩ	I <sub>d</sub> = ± 50μA	Fig.1
Input current 1	I <sub>IN1</sub>	– 1	—	1	μA	V <sub>IN</sub> = 0 ~ V <sub>DD</sub> Note 1	Fig.1
Input current 2	I <sub>IN2</sub>	50	125	250	μA	V <sub>DD</sub> = 5V, V <sub>IN</sub> = 0V	Fig.1
Current dissipation	I <sub>DD</sub>	—	350	600	μA	Note 2	Fig.1
External clock operating frequency	f <sub>IN</sub>	125	250	350	kHz	Note 3	—
External clock duty	f <sub>Duty</sub>	45	50	55	%	Note 4	—
External clock rise time	t <sub>r</sub>	—	—	200	ns	Note 5	—
External clock fall time	t <sub>f</sub>	—	—	200	ns	Note 6	—
Internal clock oscillation frequency	f <sub>osc</sub>	190	270	350	kHz		Fig.2
Enable cycle time	t <sub>EC</sub>	500	—	—	ns		Fig.2
Enable pulse width	t <sub>EP</sub>	220	—	—	ns		Fig.2
Enable rise / fall times	t <sub>Er</sub> , t <sub>Ef</sub>	—	—	20	ns		Fig.2
Address setup time	t <sub>AS</sub>	40	—	—	ns		Fig.2
Address hold time	t <sub>AH</sub>	10	—	—	ns		Fig.2
Data setup time	t <sub>DS</sub>	60	—	—	ns		Fig.2
Data hold time (writing)	t <sub>DH</sub>	10	—	—	ns		Fig.2
Data delay time	t <sub>DD1</sub>	—	—	250	ns		Fig.2
Data hold time (reading)	t <sub>OH</sub>	20	—	—	ns		Fig.2
CP cycle time	t <sub>CC</sub>	1800	—	—	ns		Fig.2
CP pulse time	t <sub>WHD</sub> , t <sub>WL</sub>	800	—	—	ns		Fig.2
CP rise / fall times	t <sub>Cr</sub> , t <sub>Cf</sub>	—	—	100	ns		Fig.2
D delay time	t <sub>DD2</sub>	—	—	100	ns		Fig.2
LOAD pulse width	t <sub>WCP</sub>	800	—	—	ns		Fig.2
CP→LOAD time	t <sub>CL</sub>	125	—	—	ns		Fig.2
LOAD→CP time	t <sub>LC</sub>	0	—	—	ns		Fig.2
DF delay time	t <sub>DFD</sub>	– 100	—	100	ns		Fig.2


Note 1: Current does not include pull-up MOS current.

Note 2: External resistance oscillation or external clock input- . . .  $V_{DD} = 5.0V$ ,  $f_{osc} = f_{cp} = 270\text{kHz}$


Note 3: External clock operating




Note 4: Applies to OSC1 pin




Note 5: Applies to OSC1 pin



Note 6: Internal oscillation caused by external resistance



## ● Measurement circuits



SW1	1: ON resistance, output voltage measurement	SW3	ON: ON resistance measurement
	2: Input voltage, input current measurement		OFF: Current consumption measurement
SW2	1: ON resistance (in relation to V <sub>DD</sub> ) measurement	SW4	1: ON resistance (COM output) measurement
	2: ON resistance (in relation to V <sub>1</sub> ) measurement		2: ON resistance (COM output) measurement
SW5	3: ON resistance (in relation to V <sub>2</sub> ) measurement	SW5	ON: Output voltage measurement
	4: ON resistance (in relation to V <sub>3</sub> ) measurement		OFF: Current consumption measurement
SW6	5: ON resistance (in relation to V <sub>4</sub> ) measurement	SW6	1: Current consumption, ON resistance measurement
	6: ON resistance (in relation to V <sub>5</sub> ) measurement		2: Input voltage measurement

Fig. 1 DC characteristics measurement circuit




Fig. 2 Switching characteristics measurement circuit

## ● Timing charts




Fig. 3 Bus read / write timing




Fig. 4 Output to expansion driver

- Correspondence between character codes and character patterns

Rohm Standard: ROM Ver. 00

Upper bit Lower bit	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
XXXX0000	CGRAM (1)															
XXXX0001																
XXXX0010																
XXXX0011																
XXXX0100																
XXXX0101																
XXXX0110																
XXXX0111																
XXXX1000																
XXXX1001																
XXXX1010																
XXXX1011																
XXXX1100																
XXXX1101																
XXXX1110																
XXXX1111																


Rohm Standard: ROM Ver. 01

Upper bit Lower bit	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
XXXX0000	CGRAM (1)	A		G	ä	P	^	P	Q	é		-	g	ß	e	p
XXXX0001	(2)	B	!	I	A	D	a	g	0	a	o	?	t	ä	q	
XXXX0010	(3)	Á	"	2	B	R	b	r	é	€	‘	‘	”	x	p	ø
XXXX0011	(4)	I	#	3	C	S	C	s	8	o	u	?	t	E	c	
XXXX0100	(5)	ó	\$	4	D	T	d	t	á	ö	~	I	F	t	µ	ø
XXXX0101	(6)	ó	%	5	E	U	e	u	á	ö	~	ñ	†	2	ç	ø
XXXX0110	(7)	ñ	&	6	F	V	f	v	g	o	?	b	z	3	p	z
XXXX0111	(8)	ñ	?	7	G	W	g	w	g	o	?	†	z	7	g	ñ
XXXX1000	(1)	ñ	(	8	H	X	h	x	é	9	4	o	z	y	ü	ñ
XXXX1001	(2)	ñ	)	9	I	V	i	v	é	0	o	?	J	ü	~	y
XXXX1010	(3)	ñ	*	:	J	Z	j	z	é	0	o	z	o	v	j	ñ
XXXX1011	(4)	ñ	+	:	K	K	k	k	i	*	*	?	b	o	ñ	
XXXX1100	(5)	ñ	,	<	L	Ñ	l	l	i	ñ	o	?	?	ñ	ñ	
XXXX1101	(6)	ñ	-	=	M	M	m	m	1	ñ	z	z	ñ	ñ	ñ	
XXXX1110	(7)	ñ	,	>	N	~	n	n	ñ	ñ	ñ	ñ	ñ	ñ	ñ	
XXXX1111	(8)	ñ	/	?	O	_	o	o	ñ	ñ	ñ	ñ	ñ	ñ	ñ	

Rohm Standard: ROM Ver. 02

Upper bit Lower bit	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
XXXX0000	CGRAM (1)	■■■		83P	^P	T	■		-	9	S	e	p			
XXXX0001	(2)	+	!	1Aa	a	—	B	a	P	T	6	a	q			
XXXX0010	(3)	2	"	2B	R	b	r	—	J	T	4	W	x	e		
XXXX0011	(4)	3	#	3C	S	C	s	—	B	J	U	T	E	s		
XXXX0100	(5)	J	\$	4D	T	d	t	—	大	、	工	ト	ト	μ	Q	
XXXX0101	(6)	J	%	5E	U	e	u	—	オ	★	オ	★	2	8	0	
XXXX0110	(7)	8	&	6F	V	F	v	—	リ	リ	リ	リ	リ	p	2	
XXXX0111	(8)	8	?	7G	w	g	w	—	ア	ア	ア	ア	ア	9	0	
XXXX1000	(1)	■	(	8H	X	h	x	—	A	ト	ト	ト	ト	ト	ト	X
XXXX1001	(2)	■■	)	9I	Y	i	y	—	タ	タ	タ	タ	タ	タ	タ	Y
XXXX1010	(3)	II	*	J	Z	j	z	+	エ	エ	エ	エ	エ	エ	エ	エ
XXXX1011	(4)	II	+	3	K	k	3	6	火	火	火	火	火	火	火	火
XXXX1100	(5)	3	,	<	L	≠	I	I	3	*	3	3	3	3	3	3
XXXX1101	(6)	3	—	=	M	M	M	3	*	2	2	2	2	2	2	2
XXXX1110	(7)	†	.	>	N	^	n	→	ア	ア	ア	ア	ア	ア	ア	ア
XXXX1111	(8)	†	/	?	O	—	O	+	8	1	1	1	1	1	1	1

## ● Application circuit



\* The BU9706KS is a segment expansion LSI.

Fig. 5

## ● Electrical characteristic curves




Fig. 6 Input current vs. power supply voltage




Fig. 7 Current consumption vs. power supply voltage

## ● External dimensions (Units: mm)

