

- Organization: 256K×8 or 128K×16
- Sector architecture
 - One 16K; two 8K; one 32K; and three 64K byte sectors
 - Boot code sector architecture—T (top) or B (bottom)
 - Erase any combination of sectors or full chip
- Single 5.0±0.5V power supply for read/write operations
- Sector protection
- High speed 55/70/90/120 ns address access time
- Automated on-chip programming algorithm
 - Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
 - Automatically preprograms/erases chip or specified sectors
- 10,000 write/erase cycle endurance
- Hardware RESET pin
 - Resets internal state machine to read mode

- Low power consumption
 - 20 mA typical read current
 - 30 mA typical program current
 - 300 μ A typical standby current
 - 1 μ A typical standby current (**RESET** = 0)
- JEDEC standard software, packages and pinouts
 - 48-pin TSOP
 - 44-pin SO
- Detection of program/erase cycle completion
 - DQ7 **DATA** polling
 - DQ6 toggle bit
 - RY/**BY** output
- Erase suspend/resume
 - Supports reading data from a sector not being erased
- Low V_{CC} write lock-out below 2.8V

The block diagram illustrates the internal architecture of the 28C64 16Kb 3V CMOS EPROM. Key components and their interconnections are as follows:

- Program/erase control** and **Command register** are central control units. The **Program/erase control** receives V_{CC} , V_{SS} , **RESET**, **RY/BY**, **WE**, and **BYTE**. It is bidirectionally connected to the **Command register**.
- Program/erase control** is connected to **Sector protect switches**, **Erase voltage generator**, **Program voltage generator**, **Chip enable/Output enable Logic**, **Input/output buffers**, and **Data latch**.
- Command register** is connected to **Program voltage generator**, **Chip enable/Output enable Logic**, **Y decoder**, **X decoder**, and **Cell matrix**.
- Sector protect switches** are connected to **Erase voltage generator** and **Input/output buffers**.
- Erase voltage generator** and **Program voltage generator** provide voltage to the **Cell matrix**.
- Chip enable/Output enable Logic** receives **CE**, **OE**, and **A-1**. It outputs **STB** to **Input/output buffers**, **Data latch**, **Y decoder**, and **X decoder**.
- Input/output buffers** are connected to **DQ0-DQ15** and **Data latch**.
- Data latch** is connected to **Input/output buffers** and **Y gating**.
- Y gating** is connected to **Y decoder** and **Cell matrix**.
- Cell matrix** is connected to **X decoder** and receives address signals **A0-A16**.
- V_{CC} detector** and **Timer** are connected to the **Program/erase control** and **Command register**.

The image shows two pin diagrams for the AS29F200 device. The left diagram is for a 48-pin TSOP package, and the right diagram is for a 44-pin SO package.

48-pin TSOP Pinout:

- Pin 1: A16
- Pin 2: A15
- Pin 3: A14
- Pin 4: A13
- Pin 5: A12
- Pin 6: A11
- Pin 7: A10
- Pin 8: A9
- Pin 9: A8
- Pin 10: A7
- Pin 11: A6
- Pin 12: A5
- Pin 13: A4
- Pin 14: A3
- Pin 15: A2
- Pin 16: A1
- Pin 17: V_{SS}
- Pin 18: DQ15/A-
- Pin 19: DQ14
- Pin 20: DQ13
- Pin 21: DQ12
- Pin 22: DQ11
- Pin 23: DQ10
- Pin 24: DQ9
- Pin 25: DQ8
- Pin 26: DQ7
- Pin 27: DQ6
- Pin 28: DQ5
- Pin 29: DQ4
- Pin 30: DQ3
- Pin 31: DQ2
- Pin 32: DQ1
- Pin 33: DQ0
- Pin 34: DQ15/A+
- Pin 35: DQ14
- Pin 36: DQ13
- Pin 37: DQ12
- Pin 38: DQ11
- Pin 39: DQ10
- Pin 40: DQ9
- Pin 41: DQ8
- Pin 42: DQ7
- Pin 43: DQ6
- Pin 44: DQ5
- Pin 45: DQ4
- Pin 46: DQ3
- Pin 47: DQ2
- Pin 48: DQ1

44-pin SO Pinout:

- Pin 1: NC
- Pin 2: RY/BY
- Pin 3: A7
- Pin 4: A6
- Pin 5: A5
- Pin 6: A4
- Pin 7: A3
- Pin 8: A2
- Pin 9: A1
- Pin 10: A0
- Pin 11: C_{ES}
- Pin 12: V_{SS}
- Pin 13: WE
- Pin 14: DQ0
- Pin 15: DQ8
- Pin 16: DQ1
- Pin 17: DQ9
- Pin 18: DQ2
- Pin 19: DQ10
- Pin 20: DQ3
- Pin 21: DQ11
- Pin 22: DQ4
- Pin 23: DQ12
- Pin 24: DQ5
- Pin 25: DQ13
- Pin 26: DQ6
- Pin 27: DQ14
- Pin 28: DQ7
- Pin 29: DQ15/A-
- Pin 30: DQ0
- Pin 31: DQ8
- Pin 32: DQ1
- Pin 33: DQ9
- Pin 34: DQ2
- Pin 35: DQ10
- Pin 36: DQ3
- Pin 37: DQ11
- Pin 38: DQ4
- Pin 39: DQ12
- Pin 40: DQ5
- Pin 41: DQ13
- Pin 42: DQ6
- Pin 43: DQ14
- Pin 44: DQ7
- Pin 45: DQ15/A+
- Pin 46: DQ0
- Pin 47: DQ8
- Pin 48: DQ1
- Pin 49: DQ9
- Pin 50: DQ2
- Pin 51: DQ10
- Pin 52: DQ3
- Pin 53: DQ11
- Pin 54: DQ4
- Pin 55: DQ12
- Pin 56: DQ5
- Pin 57: DQ13
- Pin 58: DQ6
- Pin 59: DQ14
- Pin 60: DQ7
- Pin 61: DQ15/A+
- Pin 62: DQ0
- Pin 63: DQ8
- Pin 64: DQ1
- Pin 65: DQ9
- Pin 66: DQ2
- Pin 67: DQ10
- Pin 68: DQ3
- Pin 69: DQ11
- Pin 70: DQ4
- Pin 71: DQ12
- Pin 72: DQ5
- Pin 73: DQ13
- Pin 74: DQ6
- Pin 75: DQ14
- Pin 76: DQ7
- Pin 77: DQ15/A+
- Pin 78: DQ0
- Pin 79: DQ8
- Pin 80: DQ1
- Pin 81: DQ9
- Pin 82: DQ2
- Pin 83: DQ10
- Pin 84: DQ3
- Pin 85: DQ11
- Pin 86: DQ4
- Pin 87: DQ12
- Pin 88: DQ5
- Pin 89: DQ13
- Pin 90: DQ6
- Pin 91: DQ14
- Pin 92: DQ7
- Pin 93: DQ15/A+
- Pin 94: DQ0
- Pin 95: DQ8
- Pin 96: DQ1
- Pin 97: DQ9
- Pin 98: DQ2
- Pin 99: DQ10
- Pin 100: DQ3
- Pin 101: DQ11
- Pin 102: DQ4
- Pin 103: DQ12
- Pin 104: DQ5
- Pin 105: DQ13
- Pin 106: DQ6
- Pin 107: DQ14
- Pin 108: DQ7
- Pin 109: DQ15/A+
- Pin 110: DQ0
- Pin 111: DQ8
- Pin 112: DQ1
- Pin 113: DQ9
- Pin 114: DQ2
- Pin 115: DQ10
- Pin 116: DQ3
- Pin 117: DQ11
- Pin 118: DQ4
- Pin 119: DQ12
- Pin 120: DQ5
- Pin 121: DQ13
- Pin 122: DQ6
- Pin 123: DQ14
- Pin 124: DQ7
- Pin 125: DQ15/A+
- Pin 126: DQ0
- Pin 127: DQ8
- Pin 128: DQ1
- Pin 129: DQ9
- Pin 130: DQ2
- Pin 131: DQ10
- Pin 132: DQ3
- Pin 133: DQ11
- Pin 134: DQ4
- Pin 135: DQ12
- Pin 136: DQ5
- Pin 137: DQ13
- Pin 138: DQ6
- Pin 139: DQ14
- Pin 140: DQ7
- Pin 141: DQ15/A+
- Pin 142: DQ0
- Pin 143: DQ8
- Pin 144: DQ1
- Pin 145: DQ9
- Pin 146: DQ2
- Pin 147: DQ10
- Pin 148: DQ3
- Pin 149: DQ11
- Pin 150: DQ4
- Pin 151: DQ12
- Pin 152: DQ5
- Pin 153: DQ13
- Pin 154: DQ6
- Pin 155: DQ14
- Pin 156: DQ7
- Pin 157: DQ15/A+
- Pin 158: DQ0
- Pin 159: DQ8
- Pin 160: DQ1
- Pin 161: DQ9
- Pin 162: DQ2
- Pin 163: DQ10
- Pin 164: DQ3
- Pin 165: DQ11
- Pin 166: DQ4
- Pin 167: DQ12
- Pin 168: DQ5
- Pin 169: DQ13
- Pin 170: DQ6
- Pin 171: DQ14
- Pin 172: DQ7
- Pin 173: DQ15/A+
- Pin 174: DQ0
- Pin 175: DQ8
- Pin 176: DQ1
- Pin 177: DQ9
- Pin 178: DQ2
- Pin 179: DQ10
- Pin 180: DQ3
- Pin 181: DQ11
- Pin 182: DQ4
- Pin 183: DQ12
- Pin 184: DQ5
- Pin 185: DQ13
- Pin 186: DQ6
- Pin 187: DQ14
- Pin 188: DQ7
- Pin 189: DQ15/A+
- Pin 190: DQ0
- Pin 191: DQ8
- Pin 192: DQ1
- Pin 193: DQ9
- Pin 194: DQ2
- Pin 195: DQ10
- Pin 196: DQ3
- Pin 197: DQ11
- Pin 198: DQ4
- Pin 199: DQ12
- Pin 200: DQ5
- Pin 201: DQ13
- Pin 202: DQ6
- Pin 203: DQ14
- Pin 204: DQ7
- Pin 205: DQ15/A+
- Pin 206: DQ0
- Pin 207: DQ8
- Pin 208: DQ1
- Pin 209: DQ9
- Pin 210: DQ2
- Pin 211: DQ10
- Pin 212: DQ3
- Pin 213: DQ11
- Pin 214: DQ4
- Pin 215: DQ12
- Pin 216: DQ5
- Pin 217: DQ13
- Pin 218: DQ6
- Pin 219: DQ14
- Pin 220: DQ7
- Pin 221: DQ15/A+
- Pin 222

		29F200-55	29F200-70	29F200-90	29F200-120	Unit
Maximum access time	t _{AA}	55	70	90	120	ns
Maximum chip enable access time	t _{CE}	55	70	90	120	ns
Maximum output enable access time	t _{OE}	25	30	35	50	ns



Functional description

The AS29F200 is a 2 megabit, 5 volt only Flash memory organized as 256K bytes of 8 bits each or 128K words of 16 bits each. For flexible erase and program capability, the 2 megabits of data is divided into 7 sectors: one 16K byte, two 8K byte, one 32K byte, and three 64K bytes. The $\times 8$ data appears on DQ0–DQ7; the $\times 16$ data appears on DQ0–DQ15. The AS29F200 is offered in JEDEC standard 44-pin SO and 48-pin TSOP packages. This device is designed to be programmed and erased in-system with a single 5.0V V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29F200 offers access times of 55/70/90/120 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable (\overline{CE}), write enable (\overline{WE}), and output enable (\overline{OE}) controls. Word mode ($\times 16$ output) is selected by $\overline{BYTE} = \text{High}$.

The AS29F200 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin.

Boot sector architecture enables the device to boot from either the top (AS29F200T) or bottom (AS29F200B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.6 seconds. Hardware sector protection disables both program and erase operations in all or any combination of the seven sectors. The device provides background erase with Erase Suspend, which puts erase operations on hold to read data from a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29F200 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte/word at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes/words in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features single 5.0V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations during power transitions. The $\overline{RY}/\overline{BY}$ pin, \overline{DATA} polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed.

The AS29F200 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when V_{CC} is less than V_{LKO} (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on \overline{OE} , \overline{CE} , or \overline{WE} . \overline{CE} and \overline{WE} must be logical zero and \overline{OE} a logical one to initiate write commands.

When the device's hardware \overline{RESET} pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the \overline{RESET} pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29F200 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes/words are programmed one at a time using EPROM programming mechanism of hot electron injection.



Flexible sector architecture

Bottom boot sector architecture (AS29F200B)

Sector	×8	×16	Size (Kbytes)
0	00000h–03FFFh	00000h–01FFFh	16
1	04000h–05FFFh	02000h–02FFFh	8
2	06000h–07FFFh	03000h–03FFFh	8
3	08000h–0FFFFh	04000h–07FFFh	32
4	10000h–1FFFFh	08000h–0FFFFh	64
5	20000h–2FFFFh	10000h–17FFFh	64
6	30000h–3FFFFh	18000h–1FFFFh	64

Top boot sector architecture (AS29F200T)

×8	×16	Size (Kbytes)
00000h–0FFFFh	00000h–07FFFh	64
10000h–1FFFFh	08000h–0FFFFh	64
20000h–2FFFFh	10000h–17FFFh	64
30000h–37FFFh	18000h–1BFFFh	32
38000h–39FFFh	1C000h–1CFFFh	8
3A000h–3BFFFh	1D000h–1DFFFh	8
3C000h–3FFFFh	1E000h–1FFFFh	16

In word mode, there are one 8K word, two 4K word, one 16K word, and three 32K word sectors. Address range is A16–A-1 if BYTE = V_{IL} ; address range is A16–A0 if BYTE = V_{IH} .

ID Sector address table

Bottom boot sector address (AS29F200B)

Sector	A16	A15	A14	A13	A12
0	0	0	0	0	X
1	0	0	0	1	0
2	0	0	0	1	1
3	0	0	1	X	X
4	0	1	X	X	X
5	1	0	X	X	X
6	1	1	X	X	X

Top boot sector address (AS29F200T)

A16	A15	A14	A13	A12
0	0	X	X	X
0	1	X	X	X
1	0	X	X	X
1	1	0	X	X
1	1	1	0	0
1	1	1	0	1
1	1	1	1	X

Operating modes

Mode	CE	OE	WE	A0	A1	A6	A9	RESET	DQ
ID read MFR code	L	L	H	L	L	L	V_{ID}	H	Code
ID read device code	L	L	H	H	L	L	V_{ID}	H	Code
Read	L	L	H	A0	A1	A6	A9	H	D_{OUT}
Standby	H	X	X	X	X	X	X	H	High Z
Output disable	L	H	H	X	X	X	X	H	High Z
Write	L	H	L	A0	A1	A6	A9	H	D_{IN}
Enable sector protect	L	V_{ID}	Pulse/L	L	H	L	V_{ID}	H	X
Sector unprotect	L	V_{ID}	Pulse/L	L	H	H	V_{ID}	H	X
Verify sector protect	L	L	H	L	H	L	V_{ID}	H	Code
Temporary sector unprotect	X	X	X	X	X	X	X	V_{ID}	X
Hardware Reset	X	X	X	X	X	X	X	L	High Z

L = Low ($<V_{IL}$); H = High ($>V_{IH}$); $V_{ID} = 12.0 \pm 0.5V$; X = don't care; In $\times 16$ mode, BYTE = V_{IH} . In $\times 8$ mode, BYTE = V_{IL} and DQ8–14 is High Z with DQ15 = A-1(X).



Mode definitions

Item	Description
ID MFR code, device code	Selected by $A9 = V_{ID}$ (11.5–12.5V), $\overline{CE} = \overline{OE} = A1 = A6 = L$, enabling outputs. When $A0$ is low (V_{IL}) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When $A0$ is high (V_{IH}), D_{OUT} represents the device code for the AS29F200.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$, $\overline{WE} = H$. Data is valid in t_{ACC} time after addresses are stable, t_{CE} after \overline{CE} is low and t_{OE} after \overline{OE} is low.
Standby	Selected with $\overline{CE} = H$. Part is powered down, and I_{CC} reduced to <2.0 mA for TTL input levels. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with \overline{OE} pulled high.
Write	Selected with $\overline{CE} = \overline{WE} = L$, $\overline{OE} = H$. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of \overline{WE} or \overline{CE} , whichever occurs later. Data latching occurs on the rising edge \overline{WE} or \overline{CE} , whichever occurs first. Filters on \overline{WE} prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection.
Verify sector protect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12–16 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply +12V to RESET to activate sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of +12V from RESET .
RESET	Resets the write and erase state machine to read mode. If device is programming or erasing when RESET = L, data may be corrupted.
Deep power down	Hold RESET low to enter deep power down mode (<10 μA CMOS). Recovery time to active mode is 1.5 μs .

READ codes

Mode		A16–A12	A6	A1	A0	Code
MFR code (Alliance Semiconductor)		X	L	L	L	52h
Device code	×8 T boot	X	L	L	H	51h
	×8 B boot	X	L	L	H	57h
	×16 T boot	X	L	L	H	2251h
	×16 B boot	X	L	L	H	2257h
Sector protection	Sector address	L	H	L		01h protected 00h unprotected

Key: L = Low (< V_{IL}); H = High (> V_{IH}); X = Don't care; T = top; B = bottom



Write operation status

	Status	DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
In progress	Auto programming (byte/word)	DQ7	Toggle	0	0	No toggle	0
	Program/erase in auto erase	0	Toggle	0	1	Toggle [†]	0
	Read erasing sector	1	No toggle	0	0	Toggle	1
	Erase suspend mode						
	Read non-erasing sector	Data	Data	Data	Data	Data	1
	Program in erase suspend	DQ7	Toggle	0	0	Toggle [†]	0
Exceeded time limits	Auto programming (byte/word)	DQ7	Toggle	1	NA	No toggle	1
	Program/erase in auto erase	0	Toggle	1	1	Toggle [†]	1
	Program in erase suspend	DQ7	Toggle	1	NA	No toggle [‡]	1

[†]Toggles with OE or CE only for erasing or erase suspended sector addresses.

[‡]Toggles only if DQ5 = 1 and address applied is within sector that exceeded timing limits.

DQ8–DQ15 = Don't care in ×16 mode.

Command definitions

Item	Description
Reset/Read	<p>Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.</p> <p>Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.</p>
ID Read	<p>AS29F200 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +12V on A9. AS29F200 also contains an ID read command to read the device code with only +5V, since multiplexing +12V on address lines is generally undesirable.</p> <p>Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XX00h to return MFG code. Follow ID read command sequence with a read sequence from address XX01h to return device code.</p> <p>To verify write protect status on sectors, read address XX02h. Sector addresses A16–A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.</p> <p>Exit from ID read mode with Read/Reset command sequence.</p>
Hardware Reset	<p>Holding RESET low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 μs after RESET is driven low. RY/BY remains low until the RESET operation is completed. After RESET is set high, there is a delay of 1.5 μs for the device to permit read operations.</p>



Item	Description
Byte/word Programming	<p>Programming the AS29F200 is a four bus cycle operation performed on a byte-by-byte or word-by-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} (whichever is last); data is latched on the rising edge of \overline{CE} or \overline{WE}, (whichever is first). The AS29F200's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.</p> <p>Check programming status by sampling data on the \overline{DATA} polling (DQ7), toggle bit (DQ6), or RY/BY pin. The AS29F200 returns the equivalent data that was written to it (as opposed to complemented data), to complete the programming operation.</p> <p>The AS29F200 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.</p> <p>AS29F200 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in DQ5 = 1 (exceeded programming time limits); reading this data after a Read/reset operation returns a 0. When programming time limit is exceeded, DQ5 reads high, and DQ6 continues to toggle. In this state, a reset command returns the device to read mode.</p>
Chip Erase	<p>Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.</p> <p>Chip erase does not require logical 0s written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29F200 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The AS29F200 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.</p>
Sector Erase	<p>Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Determine the sector to be erased by addressing any location in the sector. This address is latched on the falling edge of \overline{WE}; the command, 30H is latched on the rising edge of \overline{WE}. The sector erase operation begins after a 80 μs time-out.</p> <p>To erase multiple sectors, write the sector erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be <80 μs, or the AS29F200 ignores the command and erasure begins. During the time-out period any falling edge of \overline{WE} resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out resets the AS29F200 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.</p> <p>The entire array need not be written with 0s prior to erasure. AS29F200 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29F200 requires no CPU control or timing signals during sector erase operations.</p> <p>Automatic sector erase begins after erase time-out from the last rising edge of \overline{WE} from the sector erase command stream and ends when the \overline{DATA} polling (DQ7) is logical 1. \overline{DATA} polling address must be performed on addresses that fall within the sectors being erased. AS29F200 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.</p>



Item	Description
Erase Suspend	<p>Erase suspend allows interruption of sector erase operations to perform data reads from a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of time-out period and suspension of erase operation.</p> <p>AS29F200 ignores any commands during erase suspend other than the Reset or Erase Resume commands. Writing erase resume continues erase operations. Addresses are DON'T CARE when writing Erase Suspend or Erase Resume commands.</p> <p>AS29F200 takes 0.2–15 μs to suspend erase operations after receiving Erase Suspend command. Check completion of erase suspend by polling RY/$\overline{\text{BY}}$. Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29F200 ignores redundant writes of erase suspend.</p> <p>AS29F200 defaults to erase-suspend-read mode while an erase operation has been suspended. While in erase-suspend-read mode AS29F200 allows reading data from or programming data to any sector not undergoing sector erase.</p> <p>Write the Resume command 30h to continue operation of sector erase. AS29F200 ignores redundant writes of the Resume command. AS29F200 permits multiple suspend/resume operations during sector erase.</p>
Sector Protect	<p>When attempting to write to a protected sector, $\overline{\text{DATA}}$ polling and Toggle Bit 1 (DQ6) are activated for about $<1 \mu$s. When attempting to erase a protected sector, $\overline{\text{DATA}}$ polling and Toggle Bit 1 (DQ6) are activated for about $<5 \mu$s. In both cases, the device returns to read mode without altering the specified sectors.</p>
Ready/Busy	<p>RY/$\overline{\text{BY}}$ indicates whether an automated on-chip algorithm is in progress (RY/$\overline{\text{BY}}$ = low) or completed (RY/$\overline{\text{BY}}$ = high). The device does not accept program/erase commands when RY/$\overline{\text{BY}}$ = low. RY/$\overline{\text{BY}}$ = high when device is in erase suspend mode. RY/$\overline{\text{BY}}$ is an open drain output, enabling multiple RY/$\overline{\text{BY}}$ pins to be tied in parallel with a pull up resistor to V_{CC}.</p>

Status operations

$\overline{\text{DATA}}$ polling (DQ7)	<p>Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip algorithm (1 after completion of erase algorithm).</p>
Toggle bit (DQ6)	<p>Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for only $<1 \mu$s during writes, and $<5 \mu$s during erase (if all selected sectors are protected).</p>
Exceeding time limit (DQ5)	<p>Indicates unsuccessful completion of program/erase operation (DQ5 = 1). $\overline{\text{DATA}}$ polling remains active; $\overline{\text{CE}}$ powers the device down to 2 mA. If DQ5 = 1 during chip erase, all or some sectors are defective; during byte programming, the entire sector is defective; during sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1.</p>



Sector erase timer (DQ3)

Checks whether sector erase timer window is open. If DQ3 = 1, erase is in progress; no commands will be accepted. If DQ3 = 0, the device will accept sector erase commands. Check DQ3 before and after each sector erase command to verify that the command was accepted.

Toggle bit 2 (DQ2)

During sector erase, DQ2 toggles with \overline{OE} or \overline{CE} only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with \overline{OE} or \overline{CE} for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.



Command format

		1st bus write cycle		2nd bus write cycle		3rd bus write cycle		4th bus read/write cycle		5th bus write cycle		6th bus write cycle	
Required													
Command sequence		Address		Data		Address		Data		Address		Data	
Reset/Read		1		XXXXh		F0h		Read Address		Read Data			
Reset/Read		4		5555h		AAh		2AAAh		55h		5555h	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
Autoselect ID Read		4		5555h		AAh		2AAAh		55h		5555h	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
		×16/×8		5555h		AAh		2AAAh		55h		5555h	
		×16		AAAAh		5555h		AAAAh		F0h		Read Address	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
		×16		AAAAh		5555h		AAAAh		F0h		Read Address	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
Program		4		5555h		AAh		2AAAh		55h		5555h	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
Chip Erase		6		5555h		AAh		2AAAh		55h		5555h	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
Sector Erase		6		5555h		AAh		2AAAh		55h		5555h	
		×8		AAAAh		5555h		AAAAh		F0h		Read Address	
Sector Erase Suspend		1		XXXXh		B0h							
Sector Erase Resume		1		XXXXh		30h							



- 1 Bus operations defined in "Mode definitions," on page 4.
- 2 Reading data from or programming data to non-erasing sectors allowed in Erase Suspend mode.
- 3 Address bit A15 = X = Don't care for all address commands except Program Address and Sector Address.
- 4 Address bit A16 = X = Don't care for all address commands except Program Address and Sector Address.
- 5 System should generate address patterns: ×16 mode - 5555h or 2AAAh to address A0-A14; ×8 mode - AAAAh or 5555h to address A-1-A14.
- 6 A₀ = 0, A₁ = 1, A₆ = 0 for sector protect verify; sector selected on A16-A12.



Automated on-chip programming algorithm



Automated on-chip erase algorithm




FLASH

[†] The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.




DATA polling algorithm



† VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.

‡ DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.

Toggle bit algorithm




† DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.



Temporary sector unprotect

Parameter	Symbol	All speeds	Unit
V _{ID} rise and fall time	t _{VIDR}	500 (min)	ns
RESET# setup time for temporary sector unprotect	t _{RSP}	4 (min)	μs

Temporary sector unprotect waveform



DC electrical characteristics

V_{CC} = 5.0±0.5V

Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	I _{LI}	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CCMAX}	-	±1	μA
A9 Input load current	I _{LIT}	V _{CC} = V _{CCMAX} , A9 = 12.5V		90	μA
Output leakage current	I _{LO}	V _{OUT} = V _{SS} to V _{CC} , V _{CC} = V _{CCMAX}	-	±1	μA
Output short circuit current ¹	I _{OS}	V _{OUT} = 0.5V	-	200	mA
Active current, read @ 6MHz ²	I _{CC}	CE = V _{IL} , OE = V _{IH}	-	40	mA
Active current, program/erase ³	I _{CC2}	CE = V _{IL} , OE = V _{IH}	-	60	mA
Standby current (TTL compatible)	I _{SB1}	CE = OE = V _{IH} , V _{CC} = V _{CCMAX}	-	400	μA
Deep power down	I _{SB2}	RP = 0V	-	1	μA
Input low voltage	V _{IL}		-0.5	0.8	V
Input high voltage	V _{IH}		2.0	V _{CC} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 5.8mA, V _{CC} = V _{CC MIN}	-	0.45	V
Output high level	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = V _{CC MIN}	2.4	-	V
	V _{OH2}	I _{OH} = -100 μA, V _{CC} = V _{CC MIN}	V _{CC} - 0.4	-	V
Low V _{CC} lock out voltage	V _{LKO}		2.8	4.2	V
Input HV select voltage	V _h		11.5	12.5	V

1 Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second. V_{OUT} = 0.5V was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.)

2 The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with OE at V_{IH}.

3 I_{CC} active while program or erase operations are in progress.

Key to switching waveforms

Rising input


Falling input

Undefined output/don't care


FLASH



Maximum negative overshoot waveform



Maximum positive overshoot waveform




AC parameters: read cycle

JEDEC Symbol	Std Symbol	Parameter	-55		-70		-90		-120		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVAV}	t_{RC}	Read cycle time	55	-	70	-	90	-	120	-	ns
t_{AVQV}	t_{ACC}	Address to output delay	-	55	-	70	-	90	-	120	ns
t_{ELQV}	t_{CE}	Chip enable to output	-	55	-	70	-	90	-	120	ns
t_{GLQV}	t_{OE}	Output enable to output	-	25	-	30	-	35	-	50	ns
t_{EHQZ}	t_{DF}	Chip enable to output High Z	-	15	-	20	-	20	-	30	ns
t_{GHQZ}	t_{DF}	Output enable to output High Z	-	15	-	20	-	20	-	30	ns
t_{AXQX}	t_{OH}	Output hold time from addresses, first occurrence of CE or OE	0	-	0	-	0	-	0	-	ns
	$t_{ELFL/ELFH}$	CE to BYTE transition low/high	-	5	-	5	-	5	-	5	ns
t_{PHQV}	t_{PWH}	RESET high to output delay	-	1.5	-	1.5	-	1.5	-	1.5	μ s
	t_{BDEL}	BYTE switching to valid data	-	55	-	70	-	90	-	120	ns
	t_{FLQZ}	BYTE low to DQ8-DQ15 tri-state	30	-	30	-	35	-	50	-	ns

FLASH

Read waveform






AC parameters — write cycle

 \overline{WE} controlled

JEDEC Symbol	Std Symbol	Parameter	-55		-70		-90		-120		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVAV}	t_{WC}	Write cycle time	55	-	70	-	90	-	120	-	ns
t_{AVWL}	t_{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t_{WLAX}	t_{AH}	Address hold time	40	-	45	-	45	-	50	-	ns
t_{DVWH}	t_{DS}	Data setup time	25	-	30	-	45	-	50	-	ns
t_{WHDX}	t_{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
	t_{OES}	Output enable setup time	0	-	0	-	0	-	0	-	ns
	t_{OEHL}	Output enable hold time: Read	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Toggle and DATA polling	10	-	10	-	10	-	10	-	ns
	t_{READY}	\overline{RESET} pin low to read mode	20	-	20	-	20	-	20	-	μs
	t_{RP}	\overline{RESET}	500	-	500	-	500	-	500	-	ns
t_{GHWL}	t_{GHWL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t_{ELWL}	t_{CS}	\overline{CE} setup time	0	-	0	-	0	-	0	-	ns
t_{WHEH}	t_{CH}	\overline{CE} hold time	0	-	0	-	0	-	0	-	ns
t_{WLWH}	t_{WP}	Write pulse width	35	-	35	-	45	-	50	-	ns
t_{WHWL}	t_{WPH}	Write pulse width high	20	-	20	-	20	-	20	-	ns
t_{WHWH1}	t_{WHWH1}	Programming pulse time	50	-	50	-	50	-	50	-	μs
t_{WHWH2}	t_{WHWH2}	Erase pulse time	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform

 \overline{WE} controlled

FLASH




AC parameters—write cycle 2

 $\overline{\text{CE}}$ controlled


JEDEC Symbol	Std Symbol	Parameter	-55		-70		-90		-120		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVAV}	t_{WC}	Write cycle time	55	-	70	-	90	-	120	-	ns
t_{AVEL}	t_{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t_{ELAX}	t_{AH}	Address hold time	40	-	45	-	45	-	50	-	ns
t_{DVEH}	t_{DS}	Data setup time	30	-	30	-	45	-	50	-	ns
t_{EHDX}	t_{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
	t_{OES}	Output enable setup time	0	-	0	-	0	-	0	-	ns
	t_{OEH}	Output enable hold time: Read	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Toggle and $\overline{\text{DATA}}$ polling	10	-	10	-	10	-	10	-	ns
t_{GHEL}	t_{GHEL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t_{WLEL}	t_{WS}	$\overline{\text{WE}}$ setup time	0	-	0	-	0	-	0	-	ns
t_{EHWLH}	t_{WH}	$\overline{\text{WE}}$ hold time	0	-	0	-	0	-	0	-	ns
t_{ELEH}	t_{CP}	$\overline{\text{CE}}$ pulse width	35	-	35	-	45	-	50	-	ns
t_{EHEL}	t_{CPH}	$\overline{\text{CE}}$ pulse width high	20	-	20	-	20	-	20	-	ns
t_{WHWH1}	t_{WHWH1}	Programming pulse time	50	-	50	-	50	-	50	-	μs
t_{WHWH2}	t_{WHWH2}	Erase pulse time	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform 2



 $\overline{\text{CE}}$ controlled



×16 mode




RESET waveform

RY/ $\overline{\text{BY}}$ waveform


FLASH



DATA polling waveform



Toggle bit waveform




Erase and programming performance

Parameter	Limits			Unit
	Min	Typical	Max	
Sector erase and verify-1 time (excludes 00h programming prior to erase)	-	1.6	-	sec
Word programming time	-	60	-	μ s
Byte program time	-	60	-	μ s
Chip programming time	-	7.5	-	sec
Erase/program cycles	-	-	10,000	cycles



AC test conditions



Test condition	-170	-200	Unit
Output load		1 TTL gate	
Input rise and fall times		5	ns
Input pulse levels		0.0-2.0	V
Input timing measurement reference levels		1.0	V
Output timing measurement reference levels		1.0	

Recommended operating conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage	V_{CC}	+4.5	5.0	+5.5	V
	V_{SS}	0	0	0	V
Input voltage	V_{IH}	2.0	-	$V_{CC} + 0.5$	V
	V_{IL}	-0.5	-	0.8	V

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	V_{IN}	-2.0	+7.0	V
Input Voltage (A9 pin, \overline{OE} , \overline{RESET})	V_{IN}	-2.0	+13.0	V
Power supply voltage	V_{CC}	-0.5	+5.5	V
Operating temperature	T_{OPR}	-55	+125	°C
Storage temperature (Plastic)	T_{STG}	-65	+150	°C
Short circuit output current	I_{OUT}	-	200	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V_{SS} on A9, \overline{OE} , and \overline{RESET} pin	-1.0	+13.0	V
Input voltage with respect to V_{SS} on all DQ, address and control pins	-1.0	$V_{CC}+1.0$	V
Current	-100	+100	mA

Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5.0V$, one pin at a time.



TSOP pin capacitance

Symbol	Parameter	Test setup	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	μ F

SO pin capacitance


Symbol	Parameter	Test setup	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	μ F

Data retention


Parameter	Temp. (°C)	Min	Unit
Minimum pattern data retention time	150°	10	years
	125°	20	years



Package dimensions



48-pin TSOP		
	min (mm)	max (mm)
a		1.20
b		0.25
c	0.50	0.70
d	0.1	0.21
e	18.30	18.50
f	19.80	20.20
g	11.90	12.10
h	0.95	1.05
i	0.05	0.15
j		0.50



44-pin SO		
	min (mm)	max (mm)
m	28.00	28.40
n	0.35	0.50
o	0.10	0.35
p	2.17	2.45
q		2.80
r	1.27	
s	13.10	13.50
t	15.70	16.30
u	0.06	1.00
w	0.10	0.21

FLASH



Ordering codes

Package \ Access Time	55 ns (commercial/industrial)	70 ns (commercial/industrial)	90 ns (commercial/industrial)	120 ns (commercial/industrial)
TSOP, 12×20 mm, 48-pin	AS29F200B-55TC	AS29F200B-70TC	AS29F200B-90TC	AS29F200B-120TC
	AS29F200B-55TI	AS29F200B-70TI	AS29F200B-90TI	AS29F200B-120TI
	AS29F200T-55TC	AS29F200T-70TC	AS29F200T-90TC	AS29F200T-120TC
	AS29F200T-55TI	AS29F200T-70TI	AS29F200T-90TI	AS29F200T-120TI
SO, 600 mil wide, 44-pin	AS29F200B-55SC	AS29F200B-70SC	AS29F200B-90SC	AS29F200B-120SC
	AS29F200B-55SI	AS29F200B-70SI	AS29F200B-90SI	AS29F200B-120SI
	AS29F200T-55SC	AS29F200T-70SC	AS29F200T-90SC	AS29F200T-120SC
	AS29F200T-55SI	AS29F200T-70SI	AS29F200T-90SI	AS29F200T-120SI

Part numbering system

AS29	X	200	X	-XXX	X	C
Flash EEPROM prefix	F = 5V LV = 3V LL = 2.5V	Device number	B (bottom) or T (top) boot block	Address access time	Package: S= SO T= TSOP	Temperature range C = Commercial, 0°C to 70 °C I = Industrial, -40°C to 85°C

FLASH