



GSM Power Management System

Preliminary Technical Data

ADP3408

FEATURES

- Handles all GSM Baseband Power Management
- Six LDOs Optimized for Specific GSM Subsystems
- Li-Ion and NiMH Battery Charge Function
- Optimized for the AD20msp430 Baseband Chipset

APPLICATIONS


GSM/DCS/PCS/CDMA Handsets

GENERAL DESCRIPTION

The ADP3408 is a multifunction power system chip optimized for GSM handsets, especially those based on the Analog Devices AD20msp430 system solution. It contains six LDOs, one to power each of the critical GSM sub-blocks. Sophisticated controls are available for power up during battery charging, keypad interface, and RTC alarm. The charge circuit maintains low current charging during the initial charge phase and provides an end of charge signal when a Li-Ion battery is being charged.

The ADP3408 is specified over the temperature range of -20°C to 85°C and is available in narrow body TSSOP-28 pin package.

FUNCTIONAL BLOCK DIAGRAM



COMPANY CONFIDENTIAL

ALL DATA SUBJECT TO CHANGE

REV. PrL 9/29/00

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 781/326-8703 © Analog Devices, Inc., 2000

ADP3408—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS¹

($-20^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$, $\text{VBAT} = \text{VBAT2} = 3\text{ V} - 7.5\text{ V}$, $\text{CVSIM} = \text{CVCORE} = \text{CVAN} = \text{CVMEM} = 2.2\text{ }\mu\text{F}$, $\text{VTCXO} = 0.22\text{ }\mu\text{F}$, $\text{CVRTC} = 0.1\text{ }\mu\text{F}$, $\text{CVBAT} = 10\text{ }\mu\text{F}$, min. loads applied on all outputs, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
SHUTDOWN SUPPLY CURRENT VBAT $\leq 2.5\text{ V}$ (Deep Discharged Lockout Active) 2.5 V $< \text{VBAT} \leq 3.2\text{ V}$ (UVLO active) VBAT $> 3.2\text{ V}$	ICC	VBAT=VBAT2 = 2.3 V VBAT=VBAT2 = 3.0 V VBAT=VBAT2 = 4.5 V		5 30 45	10 55 80	μA μA μA
OPERATING GROUND CURRENT VSIM, VCORE, VMEM, VRTC On All LDOs On All LDOs On	IGND	Minimum Loads Minimum Loads Maximum Loads		200 230 2.0	240 280 4.0	μA μA % of max load current
UVLO ON THRESHOLD	VBAT			3.2	3.3	V
UVLO HYSTERESIS	VBAT			200		mV
DEEP DISCHARGED LOCKOUT ON THRESHOLD	VBAT			2.4	2.5	V
DEEP DISCHARGED LOCKOUT HYSTERESIS	VBAT			100		mV
INPUT HIGH VOLTAGE (PWRONIN, TCXOEN, SIMEN, CHGEN, GATEIN)	V _{IH}		2.0			V
INPUT LOW VOLTAGE (PWRONIN, TCXOEN, SIMEN, CHGEN, GATEIN)	V _{IL}				0.4	V
INPUT HIGH BIAS CURRENT (PWRONIN, TCXOEN, SIMEN, CHGEN, GATEIN)	I _{IH}				1.0	μA
INPUT LOW BIAS CURRENT (PWRONIN, TCXOEN, SIMEN, CHGEN, GATEIN)	I _{IL}		-1.0			μA
PWRONKEY INPUT HIGH VOLTAGE	V _{IH}		0.7×VBAT			V
PWRONKEY INPUT LOW VOLTAGE	V _{IL}				0.3×VBAT	V
PWRONKEY INPUT PULLUP RESISTANCE TO VBAT			75	110	145	k Ω
THERMAL SHUTDOWN THRESHOLD ²				150		$^{\circ}\text{C}$
THERMAL SHUTDOWN HYSTERESIS				25		$^{\circ}\text{C}$
ROWX CHARACTERISTICS ROWX Output Low Voltage	V _{OL}	PWRONKEY = Low I _{OL} = 200 μA			0.4	V
ROWX Output High Leakage Current	I _{IH}	PWRONKEY = High V(ROWX) = 5 V			1	μA

NOTES

¹All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

²This feature is intended to protect against catastrophic failure of the device. Maximum allowed operating junction temperature is 125 $^{\circ}\text{C}$. Operation beyond 125 $^{\circ}\text{C}$ could cause permanent damage to the device.

Specifications subject to change without notice.

COMPANY CONFIDENTIAL

ALL DATA SUBJECT TO CHANGE

Parameter	Symbol	Conditions	Min	Typ	Max	Units
SIM CARD LDO (VSIM)						
Output Voltage	VSIM	Line, Load, Temp	2.80	2.86	2.92	V
Line Regulation	Δ VSIM			4		mV
Load Regulation	Δ VSIM	$50\ \mu\text{A} \leq I_{\text{LOAD}} \leq 20\ \text{mA}$		2		mV
Output Capacitor Required For Stability	C_O		2.2			μF
Dropout Voltage	V_{DO}	$V_O = V_{\text{INITIAL}} - 100\ \text{mV}$, $I_{\text{LOAD}} = 20\ \text{mA}$			130	mV
DIGITAL CORE LDO (VCORE)						
Output Voltage	VCORE	Line, Load, Temp	2.40	2.45	2.50	V
ADP3408ARU-2.5	VCORE	Line, Load, Temp	1.764	1.80	1.836	V
ADP3408ARU-1.8	Δ VCORE			5		mV
Line Regulation	Δ VCORE	$50\ \mu\text{A} \leq I_{\text{LOAD}} \leq 100\ \text{mA}$		10		mV
Load Regulation	Δ VCORE		2.2			μF
Output Capacitor Required For Stability	C_O					
RTC LDO REAL TIME CLOCK LDO/ COIN CELL CHARGER (VRTC)						
Maximum Output Voltage	VRTC	$I_{\text{LOAD}} \leq 10\ \mu\text{A}$	2.40	2.45	2.50	V
ADP3408ARU-2.5	VRTC	$I_{\text{LOAD}} \leq 10\ \mu\text{A}$	1.90	2.00	2.10	V
ADP3408ARU-1.8	I_{MAX}			175		μA
Current Limit	I_L	$2.0\ \text{V} < V_{\text{BAT}} < \text{DDLO}$			1	μA
Off Reverse Input Current	C_O		0.1			μF
Output Capacitor Required For Stability						
ANALOG LDO (VAN)						
Output Voltage	VAN	Line, Load, Temp	2.40	2.45	2.50	V
Line Regulation	Δ VAN			5		mV
Load Regulation	Δ VAN	$50\ \mu\text{A} \leq I_{\text{LOAD}} \leq 130\ \text{mA}$		13		mV
Output Capacitor Required For Stability	C_O		2.2			μF
Ripple Rejection	$\Delta V_{\text{BAT}} / \Delta V_{\text{AN}}^3$	$f = 217\ \text{Hz}$ ($t=4.6\ \text{ms}$) $V_{\text{BAT}} = 3.6\ \text{V}$	65			dB
Output Noise Voltage	V_{NOISE}	$f = 10\ \text{Hz to } 100\ \text{kHz}$ $I_{\text{LOAD}} = 130\ \text{mA}$ $V_{\text{BAT}} = 3.6\ \text{V}$		80		μV_{rms}
TCXO LDO (VTCXO)						
Output Voltage	VTCXO	Line, Load, Temp	2.66	2.715	2.77	V
Line Regulation	Δ VTCXO			4		mV
Load Regulation	Δ VTCXO	$50\ \mu\text{A} \leq I_{\text{LOAD}} \leq 20\ \text{mA}$		2		mV
Output Capacitor Required For Stability	C_O		0.22			μF
Dropout Voltage	V_{DO}	$V_O = V_{\text{INITIAL}} - 100\ \text{mV}$ $I_{\text{LOAD}} = 20\ \text{mA}$			230	mV
Ripple Rejection	$\Delta V_{\text{BAT}} / \Delta V_{\text{TCXO}}$	$f = 217\ \text{Hz}$ ($t=4.6\ \text{ms}$) $V_{\text{BAT}} = 3.6\ \text{V}$	65			dB
Output Noise Voltage	V_{NOISE}	$f = 10\ \text{Hz to } 100\ \text{kHz}$ $I_{\text{LOAD}} = 20\ \text{mA}$, $V_{\text{BAT}} = 3.6\ \text{V}$		80		μV_{rms}

COMPANY CONFIDENTIAL

ALL DATA SUBJECT TO CHANGE

ADP3408—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS¹

($-20^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$, $V_{\text{BAT}} = V_{\text{BAT2}} = 3\text{ V} - 7.5\text{ V}$, $\text{CVSIM}=\text{CVCORE}=\text{CVAN}=\text{CVMEM}=2.2\text{ }\mu\text{F}$, $\text{VTCXO}=0.22\text{ }\mu\text{F}$, $\text{CVRTC} = 0.1\text{ }\mu\text{F}$, $\text{CVBAT}=10\text{ }\mu\text{F}$, min. loads applied on all outputs, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
MEMORY LDO (VMEM)						
Output Voltage	VMEM	Line, Load, Temp	2.710	2.765	2.820	V
Line Regulation	ΔVMEM			5		mV
Load Regulation	ΔVMEM	$50\text{ }\mu\text{A} < I_{\text{LOAD}} < 60\text{ mA}$		10		mV
Output Capacitor Required For Stability	C_O		2.2			μF
REFOUT						
Output Voltage	VREFOUT	Line, Load, Temp	1.192	1.210	1.228	V
Line Regulation	$\Delta\text{VREFOUT}$	Min Load		2		mV
Load Regulation	$\Delta\text{VREFOUT}$	$0\text{ }\mu\text{A} < I_{\text{LOAD}} < 50\text{ }\mu\text{A}$ $V_{\text{BAT}} = 3.6\text{ V}$		0.5		mV
Ripple Rejection	$\Delta\text{VBAT}/\Delta\text{VREFOUT}$	$f = 217\text{ Hz}$ ($t=4.6\text{ ms}$)	65	75		dB
Maximum Capacitive Load	C_O		100			pF
Output Noise Voltage	V_{NOISE}	$f = 10\text{ Hz to }100\text{ kHz}$		40		$\mu\text{V rms}$
RESET GENERATOR (RESET)						
Output High Voltage	V_{OH}	$I_{\text{OH}} = 500\text{ }\mu\text{A}$	$V_{\text{MEM}}-0.25$			V
Output Low Voltage	V_{OL}	$I_{\text{OL}} = -500\text{ }\mu\text{A}$			0.25	V
Output Current	$I_{\text{OL}}/I_{\text{OH}}$	$V_{\text{OL}} = 0.25\text{ V}$, $V_{\text{OH}} = V_{\text{MEM}}-0.25\text{ V}$	1			mA
Delay Time per Unit Capacitance Applied to RESCAP Pin	T_D		1.0	1.5	3	ms/nF
BATTERY VOLTAGE DIVIDER						
Divider Ratio	BATSNS/ MVBAT	TCXOEN = High	2.94	3.00	3.06	
Divider Impedance at MVBAT	Z_O		67.5	90	112.5	k Ω
Divider Leakage Current		TCXOEN = Low			1	μA
Divider Resistance		TCXOEN = High	270	360	450	k Ω
BATTERY CHARGER						
Charger Output Voltage	BATSNS	$4.35\text{ V} \leq \text{CHRIN} \leq 10\text{ V}$ CHGEN = Low	4.155	4.200	4.245	V
Load Regulation	ΔBATSNS	CHRIN = 5 V $0 \leq \text{CHRIN} - \text{ISENSE}$ < Current Limit Threshold CHGEN = Low	-5		+5	mV
CHRDET on Threshold	CHRIN - VBAT	TBD	70	100	130	mV
CHRDET Hysteresis			30	40	50	mV
CHRDET Off Delay*		CHRIN < VBAT		3		ms/nF
CHRIN Supply Current		CHRIN = 5 V		0.6		mA

* Delay set by external capacitor on the RESCAP pin.

COMPANY CONFIDENTIAL
ALL DATA SUBJECT TO CHANGE

Parameter	Symbol	Conditions	Min	Typ	Max	Units
BATTERY CHARGER						
Current Limit Threshold High Current Limit (100%: UVLO not active)	CHRIN - ISENSE	CHRIN = 5 V VBAT = 3.6 V CHGEN = Low	148	165	182	mV
Low Current Limit (10%: UVLO active)		VBAT = 2 V CHGEN = Low CHRIN = 5 V	10	20	30	mV
ISENSE Bias Current				200		μA
End of Charge Signal Threshold	CHRIN - ISENSE	CHRIN = 5 V VBAT > 4.0 V CHGEN = Low	12	16	20	mV
GATEDR Transition Time	t _R , t _F	CHRIN = 5 V VBAT > 3.6 V CHGEN = High, C _L =2nF	1		10	μS
GATEDR High Voltage	V _{OH}	CHRIN = 5 V VBAT = 3.6 V CHGEN = High, GATEIN = High I _{OH} = -1 mA	4.5			V
GATEDR Low Voltage	V _{OL}	CHRIN = 5 V VBAT = 3.6 V CHGEN = High GATEIN = Low I _{OL} = 1 mA			0.5	V
Output High Voltage (EOC, CHRDET)	V _{OH}	I _{OH} = -250 μA	2.4			V
Output Low Voltage (EOC, CHRDET)	V _{OL}	I _{OL} = 250 μA			0.25	V
Battery Overvoltage Protection Threshold (GATEDR → High)	BATSNS	CHRIN = 7.5 V CHGEN = High GATEIN = Low	5.30	5.50	5.70	V
Battery Overvoltage Protection Hysteresis	BATSNS	CHRIN = 7.5 V CHGEN = High GATEIN = Low		200		mV

ADP3408


ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin with respect to any GND Pin -0.3 V to +10 V
 Voltage on any pin may not exceed VBAT, with the following exceptions: CHRIN, GATEDR, ISENSE
 Storage Temperature Range -65°C to +150°C
 Operating Ambient Temperature Range -20°C to +85°C
 Maximum Junction Temperature 125°C
 θ_{9A} , Thermal Impedance (TSSOP-28)
 4-Layer PCB 68°C/W
 1-Layer PCB 98°C/W
 Lead Temperature Range (Soldering, 60 sec.) 300°C
 *This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.

ORDERING GUIDE

Model	Core LDO Output Voltage	Temperature Range	Pkg Option
ADP3408ARU-2.5	2.5 V	-20 °C to +85 °C	RU-28
ADP3408ARU-1.8	1.8 V	-20 °C to +85 °C	RU-28

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1	PWRONIN	Power On/Off Signal from Microprocessor
2	PWRONKEY	Power On/Off Key
3	ROWX	Power Key Interface Output
4	SIMEN	SIM LDO Enable
5	VRTCIN	RTC LDO Input Voltage
6	VRTC	Real Time Clock Supply/ Coin Cell Battery Charger
7	BATSNS	Battery Voltage Sense Input
8	MVBAT	Divided Battery Voltage Output
9	CHRDET	Charge Detect Output
10	CHRIN	Charger Input Voltage
11	GATEIN	Microprocessor Gate Input Signal
12	GATEDR	Gate Drive Output
13	DGND	Digital Ground
14	ISENSE	Charge Current Sense Input
15	EOC	End of Charge Signal
16	CHGEN	Charger Enable for GATEIN, NiMH Pulse Charging
17	RESCAP	Reset Delay Time
18	RESET	Main Reset
19	VSIM	SIM LDO Output
20	VBAT2	Battery Input Voltage 2
21	VMEM	Memory LDO Output
22	VCORE	Digital Core LDO Output
23	VBAT	Battery Input Voltage
24	VAN	Analog LDO Output
25	VTCXO	TCXO LDO Output
26	REFOUT	Output Reference
27	AGND	Analog Ground
28	TCXOEN	TCXO LDO Enable and MVBAT Enable

COMPANY CONFIDENTIAL

ALL DATA SUBJECT TO CHANGE

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table 1. LDO Control Logic

PHONE STATUS	DDLO	UVLO*	CHRDET	PWRONKEY	PWRONIN	TCXOEN	SIMEN	VSIM	VCORE	VAN & REFOUT	VTXO	VMEM	VRTC	MVBAT
State #1 battery deep discharged	L	X	X	X	X	L	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF
State #2 phone off	H	L	X	X	X	L	X	OFF	OFF	OFF	OFF	OFF	ON	OFF
State #3 phone off, turn on allowed	H	H	L	H	L	L	X	OFF	OFF	OFF	OFF	OFF	ON	OFF
State #4 charger applied	H	H	H	X	X	L	X	ON	ON	ON	ON	ON	ON	OFF
State #5 phone turned on by user key	H	H	X	L	X	L	X	ON	ON	ON	ON	ON	ON	OFF
State #6 phone turned on by BB	H	H	L	H	H	L	L	OFF	ON	OFF	OFF	ON	ON	OFF
State #7 enable SIM card	H	H	L	H	H	L	H	ON	ON	OFF	OFF	ON	ON	OFF
State #8 phone and TCXO LDO kept on by BB	H	H	L	H	H	H	H	ON	ON	ON	ON	ON	ON	ON

*UVLO is only active when phone is turned off. UVLO is ignored once the phone is turned on.

ADP3408




Figure 1. Functional Block Diagram

COMPANY CONFIDENTIAL
ALL DATA SUBJECT TO CHANGE




Figure 2. Battery Charger Typical Application

PRELIMINARY
TECHNICAL
DATA

REV. PrL

COMPANY CONFIDENTIAL

ALL DATA SUBJECT TO CHANGE

-10-

PRINTED IN U.S.A.