

PLL Frequency Synthesizer

Preliminary Technical Data

ADF4116/ADF4117/ADF4118

FEATURES

ADF4116: 550 MHz ADF4117: 1.2 GHz ADF4118: 2.8 GHz

+2.7 V to +5.5 V Power Supply

Dual Modulus Prescaler

ADF4116: 8/9 ADF4117/ADF4118: 32/33

3-Wire Serial Interface Digital Lock Detect Power Down Mode Fastlock Mode

APPLICATIONS

Base Stations for Mobile Radio (GSM, PCS, DCS, WCDMA)
Wireless Handsets (GSM, PCS, DCS, WCDMA)
Wireless Local Area Networks (WLANs)
Communications Test Equipment
Cable TV Tuners (CATV)


GENERAL DESCRIPTION

The ADF4116/ADF4117/ADF4118 are frequency synthesizers which can be used to implement local oscillators in the up-conversion and down-conversion sections of wireless receivers and transmitters. They consist of a low-noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, programmable A and B counters and a dual-modulus prescaler (P/P+1). The A (5-bit) and B (13-bit) counters, in conjunction with the dual modulus prescaler (P/P+1), implement an N divider (N= BP+A). In addition, the 14-bit reference counter (R Counter), allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be implemented if the synthesizer is used with an external loop filter and VCO (Voltage Controlled Oscillator)

Control of all the on-chip registers is via a simple 3-wire interface.

The devices operate with a 2.7V (\pm 10%) or 5V(\pm 10%) power supply and can be powered down when not in use.

FUNCTIONAL BLOCK DIAGRAM



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, PO. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 1999

REV.PrG 10/99

ADF4116/7/8 – SPECIFICATIONS¹

(V_{DD,} V_P = +5 V \pm 10%, +3 V \pm 10%; GND = 0 V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

RF CHARACTERISTICS RF Input Frequency 25/550 25/550 MHz min/max ADF4116 25/550 25/550 MHz min/max ADF4117 0.1/1.2 0.1/1.2 GHz min/max ADF4118 0.1/2.8 0.1/2.8 GHz min/max Reference Input Frequency 0/150 0/150 MHz min/max Phase Detector Frequency 55 55 MHz max RF Input Sensitivity -15/0 -15/0 dBm min/max -10/0 -10/0 dBm min/max 5V Power Supply Reference Input Sensitivity -5 -5 dBm min DC Coupled Max: 0 to V CHARGE PUMP Icp sink/source Input Sensitivity Input Sensitivity Input Sensitivity Input Sensitivity Input Sensitivity CHARGE PUMP Icp sink/source Input Sensitivity	
ADF4116	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	['] DD
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$, DD
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$, DD
Phase Detector Frequency RF Input Sensitivity Sensitivity Reference Input Sensitivity CHARGE PUMP I _{CP} sink/source High Value Low Value Absolute Accurcay State of the properties of the pr	, DD
RF Input Sensitivity $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$, DD
Reference Input Sensitivity $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$, DD
Reference Input Sensitivity $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DD
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DD
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Low Value 250 250 µA typ Absolute Accurcay 2 2 % typ 5 5 % max	
Low Value 250 250 µA typ Absolute Accurcay 2 2 % typ 5 5 % max	
Absolute Accurcay 2 5 5 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	
5 5 % max	
Icp. Three State Current 1 1 nA max	
TO TIME THE TIME	
Sink and Source Current Matching 2 2 % typ 0.5V < V _{CP} < V _P - 0.5	
I_{CP} vs. V_{CP} 2 2 % typ 0.5V < V_{CP} < V_{P} - 0.5	
I_{CP} vs. Temperature 2 2 $V_{CP} = V_P/2$	
LOGIC INPUTS	
V_{INH} , Input High Voltage $0.8*V_{DD}$ $0.8*V_{DD}$ V min	
V_{INL} , Input Low Voltage $0.2*V_{DD}$ $0.2*V_{DD}$ V max	
I_{INH}/I_{INL} , Input Current ± 1 μA max	
C _{IN} , Input Capacitance 10 pF max	
Oscillator Input Current ± 100 ± 100 μ A max	
LOGIC OUTPUTS	
V_{OH} , Output High Voltage V_{DD} - 0.4 V_{DD} - 0.4 V_{DD} - 1mA	
V_{OL} , Output Low Voltage 0.4 0.4 V max $I_{OL} = 1$ mA	
POWER SUPPLIES	
AV_{DD} 2.7/5.5 2.7/5.5 V min/V max	
$\mathrm{DV_{DD}}$ $\mathrm{AV_{DD}}$ $\mathrm{AV_{DD}}$	
$V_{\rm P}$ $AV_{\rm DD}/5.5$ $AV_{\rm DD}/5.5$ V min/V max	
$I_{DD} (AI_{DD} + DI_{DD})$	
ADF4116 2.0 2.0 mA max	
ADF4117 4.2 4.2 mA max	
ADF4118 6.5 6.5 mA max	
Low Power Sleep Mode 1 1 µA typ	

Operating temperature range is as follows: B Version: -40°C to +85°C.
 The BChip specifications are given as typical values.
 Guaranteed by deign. Sample tested to ensure compliance.

ADF4116/7/8 – SPECIFICATIONS¹

(V_{DD,} V_P = +5 V \pm 10%, +3 V \pm 10%; GND = 0 V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

Parameter	B Version	BChips	Units	Test Conditions/Comments
NOISE CHARACTERISTICS				
Phase Noise Floor	-171	-171	dBc/Hz typ	@ 25kHz PFD Frequency
	-163	-163	dBc/Hz typ	@ 200kHz PFD Frequency
Phase Noise Performance ²				@ VCO Output
$ADF4116^3$	-94	-94	dBc/Hz typ	•
ADF4117 ⁴	-90	-90	dBc/Hz typ	
ADF4117 ⁵	-82	-82	dBc/Hz typ	
$ADF4118^6$	-83	-83	dBc/Hz typ	
ADF4118 ⁷	-68	-68	dBc/Hz typ	
ADF4118 ⁸	-83	-83	dBc/Hz typ	
Spurious Signals				Measured at offset of f _{PFD} /2f _{PFD}
ADF4116 ³	-80/-84	-80/-84	dB typ	
ADF4117 ⁴	-80/-84	-80/-84	dB typ	
$ADF4117^{5}$	-80/-84	-80/-84	dB typ	
$ADF4118^6$	-80/-84	-80/-84	dB typ	
ADF4118 ⁷	-78/-82	-78/-82	dB typ	
ADF4118 ⁸	-78/-82	-78/-82	dB typ	

NOTES

- Operating temperature range is as follows: B Version: -40°C to $+85^{\circ}\text{C}$.
- The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the divider value). The phase nois is measured with the EVAL-ADF411XEB Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the synthesizer. $(f_{REFOUT} = 10MHz @ 0dBm)$
- 3. $f_{REFIN}=10$ MHz; $f_{PFD}=200$ kHz; Offset frequency = 1 kHz; $f_{RF}=540$ MHz; N=2700; Loop B/W = 20kHz 4. $f_{REFIN}=10$ MHz; $f_{PFD}=200$ kHz; Offset frequency = 1 kHz; $f_{RF}=900$ MHz; N=4500; Loop B/W = 20kHz

- 5. $f_{REFIN} = 10$ MHz; $f_{PFD} = 200$ kHz; Offset frequency = 300 Hz; $f_{RF} = 836$ MHz; N = 27867; Loop B/W = 3kHz 6. $f_{REFIN} = 10$ MHz; $f_{PFD} = 200$ kHz; Offset frequency = 1 kHz; $f_{RF} = 1750$ MHz; N = 8750; Loop B/W = 20kHz 7. $f_{REFIN} = 10$ MHz; $f_{PFD} = 10$ kHz; Offset frequency = 200 Hz; $f_{RF} = 1750$ MHz; N = 175000; Loop B/W = 1kHz 8. $f_{REFIN} = 10$ MHz; $f_{PFD} = 200$ kHz; Offset frequency = 1 kHz; $f_{RF} = 1960$ MHz; N = 9800; Loop B/W = 20kHz Specifications subject to change without notice.

ORDERING GUIDE

Model	Temperature Range	Package Option*
ADF4116BRU	-40°C to +85°C	RU-16
ADF4116BCP	-40°C to +85°C	CP-24
ADF4117BRU	-40°C to +85°C	RU-16
ADF4117BCP	-40°C to +85°C	CP-24
ADF4118BRU	-40°C to +85°C	RU-16
ADF4118BCP	-40°C to +85°C	CP-24

-2-

Contact the factory for chip availability

RU = Thin Shrink Small Outline Package (TSSOP) CP = Chip Scale Package

TIMING CHARACTERISTICS $(V_{DD} = +5 \text{ V} 10\%, +3 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}, \text{ unless otherwise noted})$

Parameter	Limit at T _{MIN} to T _{MAX} (B Version)	Units	Test Conditions/Comments
t_1	10	ns min	DATA to CLOCK Set Up Time
t_2	10	ns min	DATA to CLOCK Hold Time
t_3	25	ns min	CLOCK High Duration
t_4	25	ns min	CLOCK Low Duration
t_5	10	ns min	CLOCK to LE Set Up Time
<u>t</u> ₆	20	ns min	LE Pulse Width




Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS^{1, 2}

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

AV_{DD} to GND
AV_{DD} to DV_{DD} 0.3 V to +0.3 V
V_P to GND \hdots
V_P to V_{DD}
Digital I/O Voltage to GND -0.3 V to V_{DD} + 0.3 V
Analog I/O Voltage to GND0.3 V to $V_p + 0.3$ V
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Maximum Junction Temperature+150°C

TSSOP θ_{JA} Thermal Impedance	150.4°C/W
CSP θ_{JA} Thermal Impedance	TBD°C/W
Lead Temperature, Soldering	
Vanor Phasa (60 coc)	±215°C

Infrared (15 sec)+220°C 1. Stresses above those listed under "Absolute Maximum Ratings" may cause

- permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- This device is a high-performance RF integrated circuit with an ESD rating of < 2kV and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Preliminary Technical Data


ADF4116/ADF4117/ADF4118

PIN DESCRIPTION

Mnemonic	Function
FLo	Fast Lock Switch Output. This can be used to switch an external resistor to change the loop filter bandwidth. This will speed up locking of the PLL.
CP	Charge Pump Output. This is normally connected to a loop filter which drives the input to an external VCO.
CPGND	Charge Pump Ground
AGND	Analog Ground
$RF_{IN}B$	Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with a small bypass capacitor. If this is not done then there will be some degradation in RF sensitivity.
$RF_{IN}A$	Input to the RF Prescaler. This small signal input is normally taken from the VCO.
AV_{DD}	Analog Power Supply. This may range from 2.7V to 5.5V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. $AV_{\rm DD}$ must be the same value as $DV_{\rm DD}$.
REF _{IN}	Reference Input. This is a CMOS input with a nominal threshold of $AV_{DD}/2$ and an equivalent input resistance of $100k\Omega$. See Figure 2. The oscillator input can be driven from a TTL or CMOS crystal oscillator.
DGND	Digital Ground.
CE	Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state mode. Taking the pin high will power up the device depending on the status of the power-down bit F2.
CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 21-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high impedance CMOS input.
LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits.
MUXOUT ¹	This multiplexer output allows either the Lock Detect, the scaled RF or the scaled Reference Frequency to be accessed externally.
$\mathrm{DV}_{\mathrm{DD}}$	Digital Power Supply. This may range from 2.7V to 5.5V. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. $DV_{\rm DD}$ must be the same value as $AV_{\rm DD}$.
V_P	Charge Pump Power Supply. This should be greater than or equal to V_{DD} . In systems where V_{DD} is 3V, it can be set to 5V and used to drive a VCO with a tuning range of up to 5V

NOTES

PIN CONFIGURATION



TRANSISTOR COUNT: 6425 (CMOS) and 303 (Bipolar).

^{1.} MUXOUT is also used for Test Modes on the devices. These Test modes will be detailed in TNXXX available from Analog Devices Inc.

ADF4116/ADF4117/ADF4118

CIRCUIT DESCRIPTION REFERENCE INPUT SECTION

The Reference Input stage is shown below in Figure 2. SW1 and SW2 are normally-closed switches. SW3 is




Figure 2. Reference Input Stage

normally-open. When Powerdown is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that there is no loading of the ${\rm REF_{IN}}$ pin on powerdown.

RF INPUT STAGE

The RF input stage is shown in Figure 3. It is followed by a 2-stage limiting amplifier to generate the CML clock levels needed for the prescaler.




Figure 3. RF Input Stage

Preliminary Technical Data

PRESCALER

The dual-modulus prescaler takes the CML clock from the RF input stage and divides it down to a manageable frequency for the CMOS A and B counters. The prescaler is set to 8/9 for the ADF4116, and set to 32/33 for the ADF4117 & ADF4118. It is based on a synchronous 4/5 core.

A AND B COUNTERS

The A and B CMOS counters combine with the dual modulus prescaler to allow a wide ranging division ratio in the PLL feedback counter. Prescaler values should be chosen so that the prescaler output frequency (input frequency to the CMOS counters) is always less than or equal to 125MHz. Thus, with an RF input frequency of 2GHz, a prescaler value of 16/17 is valid but a value of 8/9 is not valid.

Pulse Swallow Function

The Prescaler and A & B Counters are shown in Figure 4. The A and B counters, in conjunction with the dual modulus prescaler make it possible to generate output frequencies which are spaced only by the Reference Frequency divided by R . The equation for the VCO frequency is as follows:

$$f_{VCO} = [(P x B) + A] x f_{REFIN}/R$$

 f_{VCO} : Ouput Frequency of external voltage controlled oscillator (VCO).

P: Preset modulus of dual modulus prescaler.

B: Preset Divide Ratio of binary 13-bit counter (1 to 8191).

A: Preset Divide Ratio of binary 5-bit swallow counter.

 $\begin{array}{ll} f_{REFIN}\!\!: & Ouput \ frequency \ of \ the \ external \ reference \\ & frequency \ oscillator. \end{array}$

R: Preset divide ratio of binary 14-bit programmable reference counter (1 to 16383).5




Figure 4. A and B Counters

R COUNTER

The 14-bit R counter allows the input reference frequency to be divided down to produce the input clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.

PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. Figure 4 is a simplified schematic. The PFD includes a fixed delay element




Figure 5. PFD Simplified Schematic

which sets the width of the anti-backlash pulse. This is typically 2.9ns. This pulse ensures that there is no deadzone in the PFD transfer function and gives a consistent reference spur level.

INPUT SHIFT REGISTER

The ADF4116 family digital section includes a 21-bit input shift register, a 14-bit R counter and a 18-bit N counter, comprising a 5-bit A counter and a 13-bit B counter. Data is clocked into the 21-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two lsb's DB1, DB0 as shown in the timing diagram of Figure 1. The truth table for these bits is shown in Table 6. Table 1 shows a summary of how the latches are programmed.

Table 1. C2, C1 Truth Table

Contro	ol Bits	
C2	C1	Data Latch
0	0	R Counter
0	1	N Counter (A and B)
1	0	Function Latch
1	1	Initialization Latch

Table 2. ADF4116 Family Latch Summary

Reference Counter Latch

Lock Detect Precision			est e Bits		14-Bit Reference Counter													Control Bits		
DB 20	DB 19	DB 18	DB17	DB16	DB 15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
LDP	Т4	Т3	Т2	T1	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (0)	C1 (0)

N Counter Latch

CP Gain	13-Bit B Counter												G	5-Bit A Counter						trol ts
DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
G1	B13	B12	B11	B10	В9	В8	В7	В6	В5	B4	В3	В2	B1	A5	A4	А3	A2	A1	C2 (0)	C1 (1)

Function Latch


	Power Down 2				Timer Counter Control			FastLock Mode		Fastlock Enable	CP 3-State	PD Polarity		MUXOUT Control			Counter Reset		ntrol its	
DB20	DB19	DB 18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	PD2				TC4	тсз	TC2	TC1	F6	F5	F4	F3	F2	М3	M 2	M1	PD1	F1	C2 (1)	C1 (0)

Initialization Latch

	Power Down 2			Timer Counter Control			FastLock Mode		Fastlock Enable	CP 3-State	PD Polarity		MUXOUT Control		Power Down 1	Counter Reset		ntrol its		
DB20	DB19	DB 18	DB17	DB16	DB15	DB14	DB13	DB12	DB 11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	PD2				TC4	TC3	TC2	TC1	F6	F5	F4	F3	F2	М3	M 2	M1	PD1	F1	C2 (1)	C1 (1)


REFERENCE COUNTER LATCH

Table 3. Reference Counter Latch Map




N COUNTER LATCH

Table 4. N Counter Latch Map



FUNCTION LATCH

Table 5. Function Latch Map



INITIALIZATION LATCH

Table 6. Initialization Latch Map Powe r Dow n 2 FastLoc Mod Fas tlock Enable PD Polarity Powe r Dow n 1 Count er Reset CP 3-State MUXOUT Control **Timer Counter** Control Control DB20 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB0 DB19 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 TC4 МЗ М1 C2 (1) C1 (1) Counter Operation R, A, B Counter Held in Reset PD2 PD1 М3 М1 Output M2 X 0 Normal Operation 0 3-State Output 0 Asynchronous Power-Down Digital Lock Detect Synchronous Power-Down N Divider Output R Divider Output N-Channel Open-Drain Lock Detect Serial Data Output DGND PD Polarity Negative Positive Charge Pump Output Normal 3-State F6 Fastlock Mode 0 X Fastlock Disabled 0 Fastlock Mode Fastlock Mode TC4 TC3 TC2 TC1 Timeout (PFD Cyc es 0 0 0 3 0 0 0 11 0 0 15 19 0 23 0 0 27 0 31 0 0 35 0 43 47 51 0 0 0 1 55 59

Preliminary Technical Data

ADF4116/ADF4117/ADF4118

THE FUNCTION LATCH

With C2, C1 set to 1,0, the on-chip function latch will be programmed. Table 5 shows the input data format for programming the Function Latch.

Counter Reset

DB2 is the counter reset bit for the ADF4116 family . When this is "1", the R counter and the A,B counters are reset. For normal operation this bit should be "0". *Upon powering up, the F1 bit needs to be disabled, the N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle)*.

Power Down

F2 and F18 on the ADF4116, provide programmable power-down modes. They are enabled by the CE pin. When the CE pin is low, the device is immediately disabled regardless of the states of PD2, PD1.

In the programmed asynchronous power-down, the device powers down immediately after latching a "1" into bit PD1, with the condition that PD2 has been loaded with a "0".

In the programmed synchronous power-down, the device power down is gated by the charge pump to prevent unwanted frequency jumps. Once the power-down is enabled by writing a "1" into bit PD1 (on condition that a "1" has also been loaded to PD2), then the device will go into power-down after the first successive charge pump event.

When a power down is activated (either synchronous or asynchronous mode including CE-pin-activated power down), the following events occur:

All active DC current paths are removed.

The R, N and timeout counters are forced to their load state conditions.

The charge pump is forced into three-state mode.

The digital clock detect circuitry is reset.

The RF_{IN} input is debiased to a high impedance state.

The oscillator input buffer circuitry is disabled.

The input register remains active and capable of loading and latching data.

MUXOUT Control

The on-chip multiplexer is controlled by F5, F4 and F3 on the an ADF4116 family. Table 5 shows the truth table.

Phase Detector Polarity

F6 in the ADF4116 sets the Phase Detector Polarity. When the VCO characteristics are positive this should be set to "1". When they are negative it should be set to "0"

Charge Pump Three-State

This bit puts the charge pump into three-state mode when programmed to a "1". It should be set to "0" for normal operation.

Fastlock Enable Bit

DB9 of the Function Latch in the ADF4116 familiy is the Fastlock Enable Bit. Only when this is "1" is Fastlock enabled.

Fastlock Mode Bit

DB11 of the Function Latch in the ADF4116 family is the Fastlock Mode bit. When Fastlock is enabled, this bit determines which Fastlock Mode is used. If the Fastlock Mode bit is "0" then Fastlock Mode 1 is selected and if the Fastlock Mode bit is "1", then Fastlock Mode 2 is selected.

If Fastlock is not enabled (DB9 = "0"), then DB11 (ADF4116) determines the state of the $FL_{\rm O}$ output. $FL_{\rm O}$ state will be the same as that programmed to DB11.

Fastlock Mode 1

In the ADF4116 family, the output level of FL_O is programmed to a low state and the charge pump current is switched to the high value (1mA). FL_O is used to switch a resistor in the loop filter and ensure stability while in Fastlock by altering the loop bandwidth.

The device enters Fastlock by having a "1" written to the CP Gain bit in the N register. The device exits Fastlock by having a "0" written to the CP Gain bit in the N register.

Fastlock Mode 2

In the ADF4116 family, the output level of FL_O is programmed to a low state and the charge pump current is switched to the high value (1mA). FL_O is used to switch a resistor in the loop filter and ensure stability while in Fastlock by altering the loop bandwidth.

The device enters Fastlock by having a "1" written to the CP Gain bit in the N register. The device exits Fastlock under the control of the Timer Counter. After the timeout period determined by the value in TC4 - TC1, the CP Gain bit in the N register is automatically reset to "0" and the device reverts to normal mode instead of Fastlock.

ADF4116/ADF4117/ADF4118

Timer Counter Control

In the ADF4116 family, the user has the option of switching between two charge pump current values to speed up locking to a new frequency.

When using the Fastlock feature with the ADF4116 family, the normal sequence of events is as follows:

The user must make sure that Fastlock is enabled. Set DB9 of the ADF4116 family to "1". The user must also choose which Fastlock Mode to use. As discussed in the previous section, Fastlock Mode 2 uses the values in the Timer Counter to determine the timeout period before reverting to normal mode operation after Fastlock. Fastlock Mode 2 is chosen by setting DB11 of the ADF4116 family to "1".

The user must also decide how long they want the high current (1mA) to stay active before reverting to low current (250uA). This is controlled by the Timer Counter Control Bits DB14 to DB11 (TC4 - TC1) in the Function Latch. The truth table is given in Table 5.

Now, when the user wishes to program a new output frequency, they can simply program the A,B counter latch with new values for A and B. At the same time they can set the CP Gain bit to a "1" ,which sets the charge pump 1mA for a period of time determined by TC4 - TC1. When this time is up, the charge pump current reverts to 250uA. At the same time the CP Gain Bit in the A, B Counter latch is reset to 0 and is now ready for the next time that the user wishes to change the frequency again.

The Initialization Latch

When C2, C1 = 1, 1 then the Initialization Latch is programmed. This is essentially the same as the Function Latch (programmed when C2, C1 = 1, 0).

However, when the Initialization Latch is programmed there is a additional internal reset pulse applied to the R and N counters. This pulse ensures that the N counter is at load point when the N counter data is latched and the device will begin counting in close phase alignment.

If the Latch is programmed for synchronous powerdown (CE pin is High; PD1 bit is High; PD2 bit is Low), the internal pulse also triggers this powerdown. The prescaler reference and the oscillator input buffer are unaffected by the internal reset pulse and so close phase alignment is maintained when counting resumes.

When the first N counter data is latched after initialisation, the internal reset pulse is again activated. However, successive N counter loads after this will not trigger the internal reset pulse.

Device Programming After Initial Power-Up.

After initially powering up the device, there are three ways to program the device.

Preliminary Technical Data

Initialisation Latch Method.

Apply V_{DD} .

Program the Initialisation Latch ("11" in 2 lsb's of input word). Make sure that F1bit is programmed to "0".

Then do an R load ("00" in 2 lsb's).

Then do an N load ("01" in 2 lsb's).

When the Initialisation Latch is loaded, the following occurs:

- 1. The function latch contents are loaded.
- 2. An internal pulse resets the R, N and timeout counters to load state conditions and also tri-states the charge pump. Note that the prescaler bandgpap reference and the oscillator input buffer are unaffected by the internal reset pulse, allowing close phase alignment when counting resumes.
- 3. Latching the first N counter data after the initialisation word will activate the same internal reset pulse. Successive N loads will not trigger the internal reset pulse unless there is another initialisation.

The CE pin Method.

Apply V_{DD}.

Bring CE low to put the device into power-down. This is an asychronous power-down in that it happens immediately.

Program the Function Latch (10).

Program the R Counter Latch (00).

Program the N Counter Latch (01).

Bring CE high to take the device out of power-down. The R and N counter will now resume counting in close alignment.

Note that after CE goes high, a duration of 1us may be required for the prescaler bandgap voltage and oscillator input buffer bias to reach steady state.

CE can be used to power the device up and down in order to check for channel activity. The input register does not need to be reprogrammed each time the device is disabled and enabled as long as it has been programmed at least once after Vcc was initially applied.

The Counter Reset Method

Apply V_{DD} .

Do a Function Latch Load ("10" in 2 lsb's). As part of this, load "1" to the F1 bit. This enables the counter reset

Do an R Counter Load ("00" in 2 lsb's).

Do an N Counter Load ("01" in 2 lsb's).

Do a Function Latch Load ("10" in 2 lsb's). As part of this, load "0" to the F1 bit. This disables the counter reset.

This sequence provides the same close alignment as the initialisation method. It offers direct control over the internal reset. Note that counter reset holds the counters at load point and tri-states the charge pump, but does not trigger synchronous power-down. The counter reset method requires an extra function latch load compared to the initialisation latch method.

Programmable Reference (R) Counter

If control bits C2, C1 are 0,0 then the data is transferred from the input shift register to the R counter. Table 2 below shows the input shift register data format for programming the R counter and Table 3 shows the divide ratios possible.

Programmable Divider (N Counter)

The N counter consists of a 5-bit A counter (swallow counter) and a 13-bit B counter (B counter). If C2, C1 are 0,1 the N counter is selected. Table 4 shows the input register data format for programming the N counter. Table 4 is the A and B Counter truth table.

Charge Pump Currents

In the ADF4116, when Fastlock is not enabled (F4 = "0" in the Function Latch) the CP Gain bit will switch the charge pump current between two values. With CP Gain bit = "0" the current is 250uA, and with the CP Gain bit = "1" the current is 1mA. See Table 4.