



—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I/O	D0	12	I/O	$\overline{\text{SYNCA}}$	23	I	PCLK	34	O	$\overline{\text{W/REQB}}$
2	I/O	D1	13	I	$\overline{\text{RTXCA}}$	24	I	$\overline{\text{DCDB}}$	35	—	GND
3	I/O	D3	14	I	RXDA	25	I	$\overline{\text{CTSB}}$	36	—	NC
4	I/O	D5	15	I/O	$\overline{\text{TRXCA}}$	26	O	$\overline{\text{RTSB}}$	37	I	$\text{D}/\overline{\text{C}}$
5	I/O	D7	16	O	TXDA	27	O	$\overline{\text{DTR/REQB}}$	38	I	$\overline{\text{CE}}$
6	O	$\overline{\text{INT}}$	17	—	NC	28	—	NC	39	I	$\text{A}/\overline{\text{B}}$
7	O	IEO	18	—	NC	29	O	TXDB	40	I	$\overline{\text{WR}}$
8	I	IEI	19	O	$\overline{\text{DTR/REQA}}$	30	I/O	$\overline{\text{TRXCB}}$	41	I	$\overline{\text{RD}}$
9	I	$\overline{\text{INTACK}}$	20	O	$\overline{\text{RTSA}}$	31	I	RXDB	42	I/O	D6
10	—	V _{DD}	21	I	$\overline{\text{CTSA}}$	32	I	$\overline{\text{RTXCB}}$	43	I/O	D4
11	O	$\overline{\text{W/REQA}}$	22	I	$\overline{\text{DCDA}}$	33	I/O	$\overline{\text{SYNCB}}$	44	I/O	D2

**INPUT**

$\overline{A/B}$; CHANNEL A/CHANNEL B
 $\overline{CE}$; CHIP ENABLE
 $\overline{CTSA}, \overline{B}$; CLEAR TO SEND
 $\overline{D/C}$; DATA/CONTROL SELECT
 $\overline{DCDA}, \overline{B}$; DATA CARRIER DETECT
 $\overline{IEI}$; INTERRUPT ENABLE
 $\overline{INTACK}$; INTERRUPT ACKNOWLEDGE
 $\overline{PCLK}$; CLOCK
 $\overline{RD}$; READ
 $\overline{RTXCA}, \overline{B}$; RECEIVE/TRANSMIT CLOCKS
 $\overline{RXDA}, \overline{B}$; RECEIVE DATA
 $\overline{WR}$; WRITE

OUTPUT

$\overline{DTR/REQA}, \overline{B}$; DATA TERMINAL READY/REQUEST
 $\overline{IEO}$; INTERRUPT ENABLE
 $\overline{INT}$; INTERRUPT
 $\overline{RTSA}, \overline{B}$; REQUEST TO SEND
 $\overline{TXDA}, \overline{B}$; TRANSMIT DATA
 $\overline{W/REQA}, \overline{B}$; WAIT/REQUEST

INPUT/OUTPUT

$\overline{D7 - 0}$; DATA BUS
 $\overline{SYNCA}, \overline{B}$; SYNCHRONIZATION
 $\overline{TRXCA}, \overline{B}$; TRANSMIT/RECEIVE CLOCKS

