
Z8® MICROCONTROLLERS

USER'S MANUAL

TABLE OF CONTENTS

Chapter 1 Z8 MCU Product Overview

1.1 Z8 MCU Family Overview	1-1
1.1.1 Key Product Line Features	1-1
1.1.2 Product Development Support	1-3

Chapter 2 Address Space

2.1 Introduction	2-1
2.2 Z8 MCU Standard Register File	2-1
2.2.1 General-Purpose Registers	2-2
2.2.2 RAM Protect	2-2
2.2.3 Working Register Groups	2-2
2.2.4 Error Conditions	2-4
2.3 Z8 Expanded Register File	2-5
2.4 Z8 Control and Peripheral Registers	2-8
2.4.1 Standard Z8 Registers	2-8
2.4.2 Expanded Z8 Registers	2-8
2.5 Program Memory	2-10
2.6 Z8 External Memory	2-11
2.6.1 External Data Memory (/DM)	2-11
2.7 Z8 Stacks	2-12

Chapter 3 Clock

3.1 Clock	3-1
3.1.1 Frequency Control	3-1
3.2 Clock Control	3-1
3.2.1 SCLK/TCLK Divide-By-16 Select (D0)	3-2
3.2.2 External Clock Divide-By-Two (D1)	3-2
3.3 Oscillator Control	3-2
3.4 Oscillator Operation	3-3
3.4.1 Layout	3-3
3.4.2 Indications of an Unreliable Design	3-3
3.4.3 Circuit Board Design Rules	3-4
3.4.4 Crystals and Resonators	3-5
3.5 LC Oscillator	3-6
3.6 RC Oscillator	3-6

Chapter 4 Reset—Watch-Dog Timer

4.1 Reset	4-1
4.2 Reset Pin, Internal POR Operation	4-1
4.3 Watch-Dog Timer (WDT)	4-7
4.4 Power-On-Reset (POR)	4-8

Chapter 5 I/O Ports

5.1 I/O Ports	5-1
5.1.1 Mode Registers	5-1
5.1.2 Input and Output Registers	5-1
5.2 Port 0	5-2
5.2.1 General I/O Mode	5-3
5.2.2 Read/Write Operations	5-4
5.2.3 Handshake Operation	5-4
5.3 Port 1	5-5
5.3.1 General I/O Mode	5-5
5.3.2 Read/Write Operations	5-8
5.3.3 Handshake Operations	5-8
5.4 Port 2	5-9
5.4.1 General Port I/O	5-9
5.4.2 Read/Write Operations	5-12
5.4.3 Handshake Operation	5-12
5.5 Port 3	5-13
5.5.1 General Port I/O	5-13
5.5.2 Read/Write Operations	5-18
5.5.3 Special Functions	5-18
5.6 Port Handshake	5-19
5.7 I/O Port Reset Conditions	5-23
5.7.1 Full Reset	5-23
5.8 Analog Comparators	5-25
5.8.1 Comparator Description	5-25
5.8.2 Comparator Programming	5-27
5.8.3 Comparator Operation	5-28
5.8.4 Interrupts	5-28
5.8.5 Comparator Definitions	5-28
5.8.6 RUN Mode	5-28
5.8.7 HALT Mode	5-28
5.8.8 STOP Mode	5-28
5.9 Open-Drain Configuration	5-29
5.10 Low EMI Emission	5-29
5.11 Input Protection	5-30
5.12 CMOS Z8 Auto Latches.....	5-31

Chapter 6 Counter/Timers

6.1 Introduction	6-1
6.2 Prescalers and Counter/Timers	6-2
6.3 Counter/Timer Operation	6-3
6.3.1 Load and Enable Count Bits	6-3
6.3.2 Prescaler Operations	6-4
6.4 T _{OUT} Modes	6-5
6.5 T _{IN} Modes	6-7
6.5.1 External Clock Input Mode	6-8
6.5.2 Gated Internal Clock Mode	6-9
6.5.3 Triggered Input Mode	6-10
6.5.4 Retriggerable Input Mode	6-11
6.6 Cascading Counter/Timers	6-11
6.7 Reset Conditions	6-12

Chapter 7 Interrupts

7.1 Introduction	7-1
7.2 Interrupt SourCes	7-2
7.2.1 External Interrupt Sources	7-2
7.2.2 Internal Interrupt Sources	7-3
7.3 Interrupt Request (IRQ) Register Logic and Timing	7-4
7.4 Interrupt Initialization	7-5
7.4.1 Interrupt Priority Register (IPR) Initialization	7-5
7.4.2 Interrupt Mask Register (IMR) Initialization	7-6
7.4.3 Interrupt Request (IRQ) Register Initialization	7-7
7.5 IRQ Software Interrupt Generation	7-9
7.6 Vectored Processing	7-9
7.6.1 Vectored Interrupt Cycle Timing	7-11
7.6.2 Nesting of Vectored Interrupts	7-12
7.7 Polled Processing	7-12
7.8 Reset Conditions	7-12

Chapter 8 Power-Down Modes

8.1 Introduction	8-1
8.2 HALT Mode Operation	8-1
8.3 STOP Mode Operation	8-2
8.4 STOP-Mode Recovery Register (SMR)	8-3

Chapter 9 Serial I/O

9.1 UART Introduction	9-1
9.2 UART Bit-Rate Generation	9-2
9.3 UART Receiver Operation	9-4
9.3.1 Receiver Shift Register	9-4
9.3.2 Overwrites	9-5
9.3.3 Framing Errors	9-5
9.3.4 Parity	9-5

Chapter 9 Serial I/O (Continued)

9.4 Transmitter Operation	9-6
9.4.1 Overwrites	9-6
9.4.2 Parity	9-6
9.5 UART Reset Conditions	9-7
9.6 Serial Peripheral Interface (SPI)	9-8
9.7 SPI Operation	9-9
9.8 SPI Compare	9-9
9.9 SPI Clock	9-9
9.10 Receive Character Available and Overrun	9-11

Chapter 10 External Interface

10.1 Introduction	10-1
10.2 Pin Descriptions	10-2
10.2.1 /AS	10-2
10.2.2 /DS	10-2
10.2.3 R/W	10-2
10.2.4 DM	10-2
10.2.5 P07 - P00	10-2
10.2.6 P17 - P10	10-2
10.2.7 /RESET	10-2
10.2.8 XTAL1, XTAL2	10-2
10.3 External Addressing configuration	10-3
10.4 External Stacks	10-4
10.5 Data Memory	10-4
10.6 Bus Operation	10-5
10.6.1 Address Strobe (/AS)	10-6
10.6.2 Data Strobe (/DS)	10-6
10.7 Extended Bus Timing	10-7
10.8 Instruction Timing	10-9
10.9 Z8 Reset Conditions	10-10

Chapter 11 Addressing Modes

11.1 Introduction	11-1
11.1.1 Z8 Addressing Modes	11-1
11.2 Z8 Register Addressing (R)	11-2
11.3 Z8 Indirect Register Addressing (IR)	11-3
11.4 Z8 Indexed Addressing (X)	11-5
11.5 Z8 Direct Addressing (DA)	11-6
11.6 Z8 Relative Addressing (RA)	11-7
11.7 Z8 Immediate Data Addressing (IM)	11-8

Chapter 12 Instruction Set

12.1 Z8 Functional Summary	12-1
12.2 Processor Flags	12-2
12.2.1 Carry Flag (C)	12-3
12.2.2 Zero Flag (Z)	12-3
12.2.3 Sign Flag (S)	12-3
12.2.4 Overflow Flag (V)	12-3
12.2.5 Decimal Adjust Flag (D)	12-3
12.2.6 Half Carry Flag (H)	12-3
12.3 Condition Codes	12-4
12.4 Notation and Binary Encoding	12-5
12.4.1 Assembly Language Syntax	12-6
12.5 Z8 Instruction Summary	12-7
12.5.1 Opcode Map	12-9

Instruction Descriptions and Formats

ADC	
ADD WITH CARRY	12-10
ADD	
ADD	12-12
AND	
Logical AND	12-14
CALL	
Call Procedure	12-16
CCF	
COMPLEMENT CARRY FLAG	12-18
CLR	
CLEAR.....	12-19
COM	
COMPLEMENT	12-20
CP	
COMPARE	12-21
DA	
DECIMAL ADJUST.....	12-23
DEC	
DECREMENT.....	12-25
DI	
DISABLE INTERRUPTS	12-27
DECW	
DECREMENT WORD	12-26
DJNZ	
DECREMENT AND JUMP IF NON-ZERO	12-28

EI ENABLE INTERRUPTS	12-29
HALT HALT	12-30
INC INCREMENT	12-31
INCW INCREMENT WORD	12-32
IRET INTERRUPT RETURN	12-33
JP JUMP	12-34
JR JUMP RELATIVE	12-35
LD LOAD	12-36
LDC LOAD CONSTANT	12-39
LDCI LOAD CONSTANT AUTO-INCREMENT	12-40
LDE LOAD EXTERNAL DATA	12-42
LDEI LOAD EXTERNAL DATA AUTO-INCREMENT	12-43
NOP NO OPERATION	12-45
OR LOGICAL OR	12-46
POP POP	12-48
PUSH PUSH	12-49
RCF RESET CARRY FLAG	12-50
RET RETURN	12-51
RL ROTATE LEFT	12-52

RLC ROTATE LEFT THROUGH CARRY	12-54
RR ROTATE RIGHT	12-56
RRC ROTATE RIGHT THROUGH CARRY	12-58
SBC SUBTRACT WITH CARRY	12-60
SCF SET CARRY FLAG	12-62
SRA SHIFT RIGHT ARITHMETIC	12-63
SRP SET REGISTER POINTER	12-65
STOP STOP	12-68
SUB SUBTRACT	12-69
SWAP SWAP NIBBLES	12-71
TCM TEST COMPLEMENT UNDER MASK	12-72
TM TEST UNDER MASK	12-74
WDH WATCH-DOG TIMER ENABLE DURING HALT MODE	12-76
WDT WATCH-DOG TIMER	12-77
XOR LOGICAL EXCLUSIVE OR	12-78

Z8[®] MICROCONTROLLERS USER'S MANUAL

LIST OF TABLES

Chapter 1 Z8 MCU Product Overview

Table 1-1. Zilog General-Purpose Microcontroller Product Family	1-3
---	-----

Chapter 2 Address Space

Table 2-1. Z8 Standard Register File.....	2-1
Table 2-2. Working Register Groups	2-3
Table 2-3. ERF Bank Address	2-6
Table 2-4. Z8 Expanded Register File Bank Layout	2-7
Table 2-5. Expanded Register File Register Bank C, WR Group 0	2-8
Table 2-6. Expanded Register File Bank 0, WR Group 0	2-9
Table 2-7. Expanded Register File Bank F, WR Group 0	2-9

Chapter 4 Reset—Watch-Dog Timer

Table 4-1. Sample Control and Peripheral Register Reset Values (ERF Bank 0)	4-2
Table 4-2. Expanded Register File Bank 0 Reset Values at RESET	4-3
Table 4-3. Sample Expanded Register File Bank C Reset Values	4-4
Table 4-4. Sample Expanded Register File Bank F Reset Values	4-4
Table 4-5. Time-Out Period of the WDT	4-7

Chapter 5 I/O Ports

Table 5-1. Port 3 Line Functions	5-19
--	------

Chapter 7 Interrupts

Table 7-1. Interrupt Types, Sources, and Vectors	7-2
Table 7-2. Interrupt Priority	7-5
Table 7-3. Interrupt Group Priority	7-5
Table 7-4. IRQ Register Configuration	7-8

Chapter 8 Power-Down Modes

Table 8-1. STOP-Mode Recovery Source	8-4
--	-----

Chapter 9 Serial I/O

Table 9.1. UART Register Map.....	9-2
Table 9-2. Bit Rates	9-3
Table 9-3. SPI Pin Configuration	9-8

Chapter 12 Instruction Set

Table 12-1. Load Instructions 12-1

Table 12-2. Arithmetic Instructions 12-1

Table 12-3. Logical Instructions 12-1

Table 12-4. Program Control Instructions 12-1

Table 12-5. Bit Manipulation Instructions 12-1

Table 12-6. Block Transfer Instructions 12-1

Table 12-7. Rotate and Shift Instructions 12-2

Table 12-8. CPU Control Instructions 12-2

Table 12-9. Z8 Flag Definitions 12-4

Table 12-10. Flag Settings Definitions 12-4

Table 12-11. Condition Codes 12-4

Table 12-12. Notational Shorthand 12-5

Table 12-13. Additional Symbols 12-6

Z8[®] MICROCONTROLLERS USER'S MANUAL

LIST OF FIGURES

Chapter 1 Z8 MCU Product Overview

Figure 1-1. Z8 [®] MCU Block Diagram	1-2
---	-----

Chapter 2 Address Space

Figure 2-1. 16-Bit Register Addressing	2-2
Figure 2-2. Accessing Individual Bits (Example)	2-2
Figure 2-3. Working Register Addressing Examples	2-3
Figure 2-4. Register Pointer	2-4
Figure 2-5. Expanded Register File Architecture	2-5
Figure 2-6. Register Pointer (FDH) Example	2-6
Figure 2-7. Z8 Program Memory Map	2-10
Figure 2-8. External Memory Map	2-11
Figure 2-9. Stack Pointer	2-12
Figure 2-10. Stack Operations	2-12

Chapter 3 Clock

Figure 3-1. Z8 Clock Circuit	3-1
Figure 3-2. Stop-Mode Recovery Register (Write-Only Except D7, Which is Read-Only)	3-1
Figure 3-3. External Clock Circuit	3-2
Figure 3-4. Port configuration register (PCON) (Write-Only)	3-2
Figure 3-5. Pierce Oscillator with Internal Feedback Circuit	3-3
Figure 3-6. Circuit Board Design Rules	3-4
Figure 3-7. Crystal/Ceramic Resonator Oscillator	3-5
Figure 3-8. LC Clock	3-5
Figure 3-9. External Clock	3-5
Figure 3-10. RC Clock	3-6

Chapter 4 Reset—Watch-Dog Timer

Figure 4-1. Reset Timing	4-2
Figure 4-2. Example of External Power-On Reset Circuit	4-3
Figure 4-3. Example of Z8 Reset with /RESET Pin, WDT, SMR, and POR	4-5
Figure 4-4. Example of Z8 Reset with WDT, SMR, and POR	4-6
Figure 4-5. Example of Z8 Watch-Dog Timer Mode Register (Write-Only)	4-7
Figure 4-6. Example of Z8 with Simple SMR and POR	4-8

Chapter 5 I/O Ports

Figure 5-1. I/O Ports and Mode Registers	5-1
Figure 5-2. Ports 0, 1, 2 Generic Block Diagram	5-2
Figure 5-3. Port 0 Configuration with Open-Drain Capability, Auto Latch, and Schmitt-Trigger	5-3
Port 0 Configuration with TTL Level Shifter	5-4
Figure 5-5. Port 0 I/O Operation	5-5
Figure 5-6. Port 0 Handshake Operation	5-5
Figure 5-7. Port 1 Configuration with Open-Drain Capability, Auto Latch, and Schmitt-Trigger	5-6
Figure 5-8. Port 1 Configuration with TTL Level Shifter	5-7
Figure 5-9. Port 1 I/O Operation	5-8
Figure 5-10. Handshake Operation	5-8
Figure 5-11. Port 2 I/O Mode Configuration	5-9
Figure 5-12. Port 2 Configuration with Open-Drain Capability, Auto Latch, and Schmitt-Trigger	5-9
Figure 5-13. Port 2 Configuration with TTL Level Shifter.....	5-10
Figure 5-14. Port 2 Configuration with Open-Drain Capability, Auto Latch, Schmitt-Trigger and SPI	5-11
Figure 5-15. Port 2 Handshake Configuration	5-12
Figure 5-16. Port 2 Handshaking	5-12
Figure 5-17. Port 3 Block Diagram	5-13
Figure 5-18. Port 3 Configuration with Comparator, Auto Latch, and Schmitt-Trigger	5-14
Figure 5-19. Port 3 Configuration with Comparator	5-15
Figure 5-20. Port 3 Configuration with SPI and Comparator Outputs Using P34 and P35	5-16
Figure 5-21. Port 3 Configuration with TTL Level Shifter and Auto Latch	5-17
Figure 5-22. Port 3 Mode Register Configuration	5-18
Figure 5-23. Z8 Input Handshake	5-20
Figure 5-24. Z8 Output Handshake	5-21
Figure 5-25. Output Strobed Handshake on Port 2	5-22
Figure 5-26. Input Strobed Handshake on Port 2	5-22
Figure 5-27. Port 0/1 Reset	5-23
Figure 5-28. Port 2 Reset	5-24
Figure 5-29. Port 3 Mode Reset	5-24
Figure 5-30. Port 3 Input Analog Selection	5-25
Figure 5-31. Port 3 Comparator Output Selection	5-25
Figure 5-32. Port Configuration of Comparator Inputs on P31, P32, and P33	5-26
Figure 5-33. Port 3 Configuration	5-27
Figure 5-34. Port 2 Configuration	5-29
Figure 5-35. Port Configuration Register (PCON) (Write-Only)	5-29
Figure 5-36. Diode Input Protection	5-30
Figure 5-37. OTP Diode Input Protection	5-30
Figure 5-38. Simplified CMOS Z8 I/O Circuit	5-31
Figure 5-39. Auto Latch Equivalent Circuit	5-32
Figure 5-40. Effect of Pulldown Resistors on Auto Latches	5-32

Chapter 6 Counter/Timers

Figure 6-1. Counter/Timer Block Diagram	6-1
Figure 6-2. Counter/Timer Register Map	6-2
Figure 6-3. Prescaler 0 Register	6-2
Figure 6-4. Prescaler 1 Register	6-2
Figure 6-5. Counter / Timer 0 and 1 Registers	6-2
Figure 6-6. Timer Mode Register	6-3
Figure 6-7. Starting The Count	6-3
Figure 6-8. Counting Modes	6-3
Figure 6-9. Timer Mode Register (T _{OUT} Operation)	6-5
Figure 6-10. Port 3 Mode Register (T _{OUT} Operation)	6-5
Figure 6-11. T0 and T1 Output Through T _{OUT}	6-6
Figure 6-12. Internal Clock Output Through T _{OUT}	6-6
Figure 6-13. Timer Mode Register (T _{IN} Operation)	6-7
Figure 6-14. Prescaler 1 Register (T _{IN} Operation)	6-7
Figure 6-15. External Clock Input Mode	6-8
Figure 6-16. Gated Clock Input Mode	6-9
Figure 6-17. Triggered Clock Mode	6-10
Figure 6-18. Cascaded Counter / Timers	6-11
Figure 6-19. Counter / Timer Reset	6-12
Figure 6-20. Prescaler 1 Register Reset	6-12
Figure 6-21. Prescaler 0 Reset	6-12
Figure 6-22. Timer Mode Register Reset	6-12

Chapter 7 Interrupts

Figure 7-1. Interrupt Control Registers	7-1
Figure 7-2. Interrupt Block Diagram	7-1
Figure 7-3. Interrupt Sources IRQ0-IRQ2 Block Diagram	7-2
Figure 7-4. Interrupt Source IRQ3 Block Diagram	7-3
Figure 7-5. IRQ Register Logic	7-4
Figure 7-6. Interrupt Request Timing	7-4
Interrupt Priority Register	7-5
Figure 7-8. Interrupt Mask Register	7-6
Figure 7-9. Interrupt Request Register	7-7
Figure 7-10. IRQ Reset Functional Logic Diagram	7-8
Figure 7-11. Effects of an Interrupt on the STACK	7-9
Figure 7-12. Interrupt Vectoring	7-10
Figure 7-13. Z8 Interrupt Acknowledge Timing	7-11

Chapter 8 Power-Down Modes

Figure 8-1. STOP-Mode Recovery Register (Write-Only Except Bit D7, Which Is Read-Only).....	8-3
Figure 8-2. STOP-Mode Recovery Source	8-4

Chapter 9 Serial I/O

Figure 9-1. UART Block Diagram	9-1
Figure 9-2. Port 3 Mode Register (P3M) and Bit-Rate Generation	9-2
Figure 9-3. Bit Rate Divide Chain	9-2
Figure 9-4. Prescaler 0 Register (PRE0) Bit-Rate Generation	9-3
Figure 9-5. Timer Mode Register (TMR) Bit Rate Generation	9-4
Figure 9-6. Receiver Timing	9-4
Figure 9-7. Receiver Data Formats	9-5
Figure 9-8. Port 3 Mode Register (P3M) Parity	9-5
Figure 9-9. Transmitter Data Formats	9-6
Figure 9-10. SIO Register Reset	9-7
Figure 9-11. P3M Register Reset	9-7
Figure 9-12. SPI Control Register (SCON)	9-8
Figure 9-13. SPI System Configuration	9-10
Figure 9-14. SPI Timing	9-11
Figure 9-15. SPI Logic	9-12
Figure 9-16. SPI Data In/Out Configuration	9-13
Figure 9-17. SPI Clock / SPI Slave Select Output Configuration	9-14

Chapter 10 External Interface

Figure 10-1. Z8 External Interface Pins	10-1
Figure 10-2. External Address Configuration	10-3
Figure 10-3. Z8 Stack Selection	10-4
Figure 10-4. Port 3 Data Memory Operation	10-4
Figure 10-5. External Instruction Fetch or Memory Read Cycle	10-5
Figure 10-6. External Memory Write Cycle	10-6
Figure 10-7. Extended External Instruction Fetch or Memory Read Cycle	10-7
Figure 10-8. Extended External Memory Write Cycle	10-8
Figure 10-9. Extended Bus Timing	10-8
Figure 10-10. Instruction Cycle Timing (One-Byte Instructions)	10-9
Figure 10-11. Instruction Cycle Timing (Two and Three Byte Instructions)	10-10

Chapter 11 Addressing Modes

Figure 11-1. 8-Bit Register Addressing	11-2
Figure 11-2. 4-Bit Register Addressing	11-2
Figure 11-3. 4-Bit Register Addressing	11-3
Figure 11-4. Indirect Register Addressing to Program or Data Memory	11-4
Figure 11-5. Indexed Register Addressing	11-5
Figure 11-6. Direct Addressing	11-6
Figure 11-7. Relative Addressing	11-7
Figure 11-8. Immediate Data Addressing	11-8

Chapter 12 Instruction Set

Figure 12-1. Z8 Flag Register	12-2
-------------------------------------	------

