

C-MOS ADVANCED VIDEO DISPLAY PROCESSER

-TOP VIEW-



A-VDD, A-GND : FOR ANALOG(R, G, B)

VDD, GND : FOR DIGITAL

(A-VDD, VDD = +5V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	-	GND	21	I/O	CB0	41	-	VDD	61	O	INT
2	O	VA0	22	I/O	CB1	42	-	VDD	62	I	TSTP
3	O	VA1	23	I/O	CB2	43	-	A-VDD	63	I/O	CD0
4	O	VA2	24	-	GND	44	O	R	64	I/O	CD1
5	O	VA3	25	I/O	CB3	45	O	G	65	I/O	CD2
6	-	VDD	26	I/O	CB4	46	O	B	66	I/O	CD3
7	O	VA4	27	I/O	CB5	47	-	A-GND	67	-	GND
8	O	VA5	28	I/O	CB6	48	-	GND	68	I/O	CD4
9	O	VA6	29	I/O	CB7	49	O	CSYNC	69	I/O	CD5
10	O	VA7	30	O	CAT0	50	O	FSC	70	I/O	CD6
11	O	VA8	31	O	CAT1	51	O	TCB	71	I/O	CD7
12	O	VA9	32	-	VDD	52	-	VDD	72	-	VDD
13	-	GND	33	I	XIN	53	I	RESET	73	I/O	VD0
14	O	RAS	34	O	XOUT	54	I	PS0	74	I/O	VD1
15	O	CAS	35	-	GND	55	I	PS1	75	I/O	VD2
16	O	OE	36	O	HSYNC	56	I	PS2	76	I/O	VD3
17	O	WE	37	I	VRESET	57	I	CSR	77	I/O	VD4
18	-	VDD	38	I	HRESET	58	I	CSW	78	I/O	VD5
19	O	CBDR	39	O	BLANK	59	-	GND	79	I/O	VD6
20	O	DCLK	40	I	SM	60	O	WAIT	80	I/O	VD7

63	CD0	VD0	73
64	CD1	VD1	74
65	CD2	VD2	75
66	CD3	VD3	76
68	CD4	VD4	77
69	CD5	VD5	78
70	CD6	VD6	79
71	CD7	VD7	80
54	PS0	VA0	2
55	PS1	VA1	3
56	PS2	VA2	4
57	CSR	VA3	5
58	CSW	VA4	7
53	RESET	VA5	8
		VA6	9
		VA7	10
		VA8	11
		VA9	12
		RAS	14
21	CB0	CAS	15
22	CB1	OE	16
23	CB2	WE	17
25	CB3	WAIT	60
26	CB4	INT	61
27	CB5		
28	CB6	CBDR	19
29	CB7	DCLK	20
37	VRESET	R	44
38	HRESET	G	45
40	SM	B	46
33	XIN	CAT0	30
34	XOUT	CAT1	31
		CSYNC	49
		HSYNC	36
		BLANK	39
62	TSTP	TCB	51
		FSC	50

INPUT

$\overline{\text{CSR}}$	; DATA READ STROBE
$\overline{\text{CSW}}$	; DATA WRITE STROBE
$\overline{\text{HRESET}}$	; HORIZONTAL TIMING RESET
PS0-PS2	; APPOINT NUMBER INPUT/OUTPUT PORT
$\overline{\text{RESET}}$	; POWER ON RESET
SM	; SCAM MODE SELECT (L : PAL/H : NTSC)
TSTP	; TEST FOR INTERNAL CIRCUIT
$\overline{\text{VRESET}}$	; VERTICAL TIMING RESET
XIN	; CLOCK IN

OUTPUT

B	; ANALOG LINEAR B
BLANK	; BLANKING
$\overline{\text{CAS}}$	; DRAM COLUMN ADDRESS STROBE FOR VIDEO RAM
CAT0,CAT1	; COLOR CODE ATTRIBUTE TIMING
CBDR	; CHARACTER COLOR CODE SELECT (L : CB0-CB7 INPUTS/H : CB0-CB7 OUTPUTS)
$\overline{\text{CSYNC}}$	; COMPLEX SYNC OR VERTICAL SYNC
DCLK	; DOT CLOCK
FSC	; SUB-CARRIER CLOCK FOR NTSC VIDEO ENCODER
G	; ANALOG LINEAR G
$\overline{\text{HSYNC}}$	; HORIZONTAL SYNC
$\overline{\text{INT}}$	; INTERRUPT REQUEST
$\overline{\text{OE}}$	; DRAM DATA OUTPUT ENABLE FOR VIDEO RAM
R	; ANALOG LINEAR R
$\overline{\text{RAS}}$	; DRAM ROW ADDRESS STROBE FOR VIDEO RAM
TCB	; COLOR BURST INSERT TIMING
VA0-VA9	; ADDRESS BUS FOR VIDEO RAM
$\overline{\text{WAIT}}$	; WAIT
$\overline{\text{WE}}$	; DRAM WRITE ENABLE FOR VIDEO RAM
XOUT	; CLOCK OUT

INPUT/OUTPUT

CB0-CB7	; CHARACTER COLOR CODE
CD0-CD7	; 8-BIT DATA BUS FOR CPU
VD0-VD7	; 8-BIT DATA BUS FOR VIDEO RAM

