April 1996-1



Low Voltage CMOS 12-Bit High Speed Analog-to-Digital Converter with Serial Logic Interface Port

FEATURES

- 3.3 V Operation
- 12-Bit ADC with DNL = \pm 1 LSB, INL = \pm 2.5 LSB
- Sampling Frequency 1 MHz (typ)
- Rail-to-Rail Input Range
- V_{REF} Range: 1.5 V to V_{DD}
- CMOS Low Power: 25 mW (typ)
- Spaced Ladder Taps for Non-Linear Transfer Function Creation
- Binary and Two's Complement Digital Output Mode
- Serial Port
- Underflow and Overflow Flags
- Precision Aperture Output
- Latch-Up Proof
- ESD: 2000 V Minimum

APPLICATIONS

- Battery Operated Instrumentation
- DAS
- Digital Camera
- Digital Oscilloscopes
- Spectrum Analysis
- Digital Radio

GENERAL DESCRIPTION

The XRD66L92 is a 12-bit 2-step high speed Analog-to-Digital Converter with DNL = \pm 1 LSB and INL = \pm 2.5 LSB. The XRD66L92 contains an internal track and hold which allows for analog input signals as fast as 5 MHz and can convert signals at a 1 MSPS rate.

The XRD66L92 operates with a single supply at +3.3 V.

ORDERING INFORMATION

Separate pins for reference ladder terminals and power supplies allow flexibility for various A_{IN}, ΔV_{REF} , and power supply ranges.


Data is presented at the serial output port every clock cycle with a 2.5 cycle pipeline delay. LINV and MINV enable binary and 2's complement data formatting. Through the 6 ladder tap pins, transfer function adjustment, and linearity can be accommodated.

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
SOIC	–40 to +85°C	XRD66L92AID	±1	2.5
PDIP	–40 to +85°C	XRD66L92AIP	±1	2.5






SIMPLIFIED BLOCK DIAGRAM



PIN CONFIGURATIONS

See Packaging Section for Package Dimensions





PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION		
1	R5	Ref. Resistor Ladder Tap (5/16 V _{REF})		
2	GND	Ground (Substrate)		
3	V _{IN}	Analog Input		
4	V _{DD}	Analog Positive Supply		
5	R8	Ref. Resistor Ladder Tap (1/2 V_{REF})		
6	R12	Ref. Resistor Ladder Tap (3/4 V _{REF})		
7	R4	Ref. Resistor Ladder Tap (1/4 V_{REF})		
8	V _{RB}	Negative Reference		
9	V _{RT}	Positive Reference		
10	V _{DD}	Positive Supply		
11	V _{DD}	Positive Supply		
12	GND	Ground (Substrate)		
13	GND	Ground (Substrate)		
14	MINV	Invert MSB (Active High)		
15	LINV	Invert LSB (Active High)		
16	UFW	Underflow Bit		
17	N/C	No Connection		
18	SDO	Serial Data Out		
19	V _{DD}	Positive Supply		
20	GND	Ground (Substrate)		
21	SCLK	Serial Clock		
22	Aperture	Aperture Delay Sync		
23	OFW	Overflow Bit		
24	CLK	Clock		
25	PLOAD	Serial Shift Register Data Load		
26	N/C	No Connection		
27	R7	Ref. Resistor Ladder Tap (7/16 V_{REF})		
28	R9	Ref. Resistor Ladder Tap (9/16 V _{REF})		

Rev. 1.00 T⊙M[™]

Rev. 1.00



ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: V_{DD} = 3.3 V, FS = 500 kHz (50% Duty Cycle),

 $V_{RT} = 3.0 V, V_{RB} = GND, TA = 25^{\circ}C$

			25°C			
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution Sampling Rate	FS	12		1	Bits MHz	
ACCURACY ¹						
Differential Non-Linearity Integral Non-Linearity Zero Scale Error	DNL INL EZS		+10	±1 ±2.5	LSB LSB LSB	Best Fit Line (Max INL – Min INL)/2
Full Scale Error	EFS		-10		LSB	
REFERENCE VOLTAGES ³						
Positive Ref. Voltage Negative Ref. Voltage Differential Ref. Voltage Ladder Resistance	V _{REF(+)} V _{REF(-)} V _{REF} R _L	1.5 GND 1.5	550	V _{DD} V _{DD}	V V V Ω	V _{REF(+)} – V _{REF(-)}
ANALOG INPUT						
Input Bandwidth (–3 dB) ⁴ Input Voltage Range Input Capacitance Sample ⁵ Input Capacitance Convert ⁵ Aperture Delay from Clock Aperture Delay from Aperture Signal	BW V _{IN} C _{IN} t _{AP}	V _{REF(-)}	5 50 8 30 0	V _{REF(+)}	MHz V p-p pF pF ns ns	Aperture pin load 5 pF Measured at 50% point
DIGITAL INPUTS						
Logical "1" Voltage Logical "0" Voltage Leakage Currents ⁶ <u>PLOAD</u> , SCLK, CLK, MINV, LINV Input Capacitance	V _{IH} V _{IL} I _{IN}	2.5	10 5	0.5	V V μA pF	V _{IN} =GND to V _{DD}
Clock Timing Clock Period Rise & Fall Time ⁷ "High" Time "Low" Time Duty Cycle Serial Register Timing	t _R , t _F tpwh tpwL	1000 500 500	15 50		ns ns ns ns %	1/FS
Shift Clock Period Shift Clock to Data Delay Minimum Pulse Width PLOAD Clock↑ to PLOAD↓ For Valid D11	tsc tsD ts t _{CP}	110	80 30 50 0		ns ns ns ns	
DIGITAL OUTPUTS						C _{OUT} =15 pF
Logical "1" Voltage Logical "0" Voltage Tristate Leakage Data Valid Delay	V _{OH} V _{OL} I _{OZ} t _{DL}	V _{DD} -0.5	1 100	0.5	V V μA ns	I _{LOAD} = 1 mA I _{LOAD} = 1 mA V _{OUT} =GND to V _{DD}

ଁ **T୍ରୁM**ଁ



ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Parameter	Symbol	Min	25°C Typ	Мах	Units	Test Conditions/Comments
POWER SUPPLIES ⁸ (Tmin to Tmax)						
Operating Voltage (V _{DD} , V _{DD}) Current (V _{DD} + V _{DD})	V _{DD} I _{DD}	3	3.3 8	3.6 12	V mA	
AC PARAMETERS						
Signal Noise Ratio	SNR		66		dB	

NOTES

¹ Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/4096) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).

² Guaranteed. Not tested.

³ Specified values guarantee functionality. Refer to other parameters for accuracy.

⁴ –3 dB bandwidth is a measure of performance of the A/D input stage (S/H amplifier). Refer to other parameters for accuracy within the specified bandwidth.

⁵ Switched capacitor analog input requires driver with low output resistance.

⁶ All inputs have diodes to V_{DD} and GND. Input(s) LINV and MINV have internal pull down(s). Input DC currents will not exceed apacified limits for any input voltage between CND and V

specified limits for any input voltage between GND and V_{DD} .

⁷ Condition to meet aperture delay specifications (t_{AP}, t_{AJ}). Actual rise/fall time can be less stringent with no loss of accuracy.

⁸ All GND pins are connected through the silicon substrate.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

$V_{\mbox{\scriptsize DD}}$ to GND $\ldots \ldots \ldots$	Storage Temperature
V_{RT} & V_{RB} V_{DD} +0.5 to GND –0.5 V	Lead Temperature (Soldering 10 seconds) +300°C
V_{IN} V_{DD} +0.5 to GND –0.5 V	
All Inputs V _{DD} +0.5 to GND –0.5 V	Package Power Dissipation Rating @ 75°C PDIP, SOIC 1050mW
All Outputs $\dots V_{DD}$ +0.5 to GND –0.5 V	Derates above 75°C 14mW/°C

NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

 3 V_{DD} refers to V_{DD} and V_{DD}.




XRD66L92 **ZPEXAR** tPWH_ N + 1 N+2 CLK **Pipeline Delay** t_{AP} N+2 N+1 Analog N+3 Input Sampling VIN Points t_{DL}-

Figure 1. XRD66L92 Timing Diagram

N – 2

N – 3



DATA

Figure 2. DNL Measurement

UFW: Underflow (Output)


This signal indicates when the Analog Input (VIN) goes below the V_{RB} range, and is normally at a low logic level. When V_{IN} < V_{RB}, OFW will go high and the data bits will show full scale (i.e. all 0's if MINV & LINV are low).

OFW: Overflow (Output)

This signal indicates when the Analog Input (VIN) goes above the V_{RB} range, and is normally at a low logic level. When V_{IN} > V_{RB}, UFW will go high and the data bits will show negative full scale (i.e. all 0's if MINV & LINV are low).

SDO: Serial Data Output

After the internal shift register is updated using the PLOAD signal, the SDO pin outputs the A/D result starting with the MSB



Ν

N – 1

N+1

Figure 3. INL Error Calculation

(which appears just after the PLOAD strobe). Each bit is output on the rising edge of SCLK.

SCLK: Serial Data Port Clock

The SCLK controls the output of the serial port through SDO. SDO is updated on every rising edge of SCLK. The PLOAD signal will override the SCLK signal.

PLOAD

Serial data port shift register load: When PLOAD is low (i.e. level triggered not edge triggered), the current parallel data will be loaded into the shift register. PLOAD overrides SCLK. When PLOAD is high, the data can be shifted out through the SDO pin with SCLK.






Figure 4. Serial Port Timing Chart PHASE = 1

APERTURE: Aperture Delay Sync (output)

This signal is high when the internal sample/hold function is sampling V_{IN} , and goes low when it is in the hold mode (when the ADC is comparing the stored input value to the reference lad-

der). The value of V_{IN} at the high to low transition of APERTURE is the value that will be digitized. A system can monitor this signal and adjust the CLK phase to accurately synchronize the sampling point to an external event.

MINV LINV	0 0	0 1	1 0	1
V _{RT} , , , , , , , , , , , , , , , , , , ,	111 11 111 10 100 01 100 00 011 11 000 01 000 01	100 00 100 01 111 10 111 11 000 00 011 10 011 11	011 11 011 10 000 01 000 00 111 11 100 01 100 00	000 00 000 01 10 011 10 011 11 100 00 11 111 10 111 11
L	binary	inverted 2's complement	2's complement	inverted binary

Table 1. Output Data Format Truth Table

MINV & LINV: Digital Output Format (inputs)

Rev. 1.00

These signals control the format of the digital output data bits DB0 – DB11. Normally both pins are held low so the data is in straight binary format (all 0's when $V_{IN}=V_{RB}$; all 1's when $V_{IN}=V_{RT}$). If MINV is pulled high then the MSB (DB11) will be inverted. If LINV is pulled high then the LSBs (DB0 – DB10) will

be inverted. The OFW and UFW bits are not affected by these signals.

MINV & LINV are meant to be static digital signals. If they are to change during operation they should only change when the CLK is low. Changing MINV and/or LINV when CLK is high is acceptable, but the effects on the digital outputs will not be seen until the output latch of the output register is enabled. MINV and





LINV have internal pull down devices. Please see the simplified logic circuit (*Figure 5.*)




Figure 5. MINV, LINV Simplified Logic Circuit

VIN Analog Input

The XRD66L92 has a switched capacitor track and hold input stage. V_{IN} is sampled at the high to low clock transition. *Figure 6.* shows the equivalent input circuit.




Figure 6. Equivalent Input Circuit

Reference Ladder Taps

These taps connect to every sixteenth point along the reference ladder; R4 is 4/16th up from V_{RB}, R7 is 7/16ths up from V_{RB}. These taps can also be used to alter the transfer curve of the ADC. The internal interconnect resistance from the pin to the ladder is less than 3Ω for the even numbered taps, (i.e. R4,R6, etc.) and is approximately 10Ω for the odd numbered taps.

Changing the transfer curve may be desirable to enhance or reduce the probability of codes for certain ranges of V_{IN} . This is often referred to as probability density function shaping, or histo-

gram shaping. 3mV maximum per tap is recommended for applications above $85^{\circ}C$.

APPLICATION NOTES


 V_{IN} signals should not exceed V_{DD} +0.5V or go below GND –0.5V. All pins have internal protection diodes that will protect them from short transients (<100µs) outside the supply range.

All GND pins are connected internally through the P– substrate. DC voltage differences between these pins will cause undesirable internal substrate currents.

The power supply (V_{DD}) and reference voltage (V_{RT} & V_{RB}) pins should be decoupled with 0.1 μ F and 10 μ F capacitors to GND, placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The capacitive coupling and reflections will contribute noise to the conversion.

The reference tap pins can be used to create piecewise linear transfer functions. By forcing custom voltages on these pins, a 7-segment transfer function can be made. See *Figure 7.*




Only the Ladder detail shown.

Figure 7. A/D with Programmed Ladder Control for Creating a Piecewise Linear Transfer Function







PERFORMANCE CHARACTERISTICS

















Graph 5. INL Error Plot





28 LEAD PLASTIC DUAL-IN-LINE (600 MIL PDIP)




	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	
А	0.160	0.250	4.06	6.35	
A ₁	0.015	0.070	0.38	1.78	
A ₂	0.125	0.195	3.18	4.95	
В	0.014	0.024	0.36	0.56	
B ₁	0.030	0.070	0.76	1.78	
С	0.008	0.014	0.20	0.38	
D	1.380	1.565	35.05	39.75	
Е	0.600	0.625	15.24	15.88	
E ₁	0.485	0.580	12.32	14.73	
е	0.10	0 BSC	2.5	4 BSC	
e _A	0.600 BSC		15.2	24 BSC	
e _B	0.600	0.700	15.24	17.78	
L	0.115	0.200	2.92	5.08	
α	0°	15°	0°	15°	

Note: The control dimension is the inch column





28 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC)



	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	МАХ
А	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
В	0.013	0.020	0.33	0.51
С	0.009	0.013	0.23	0.32
D	0.697	0.713	17.70	18.10
E	0.291	0.299	7.40	7.60
е	0.0	50 BSC	1.2	7 BSC
н	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
α	0 °	8 °	0°	8°

Note: The control dimension is the millimeter column





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1996 EXAR Corporation Datasheet April 1996 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

