

### FEATURES

- 12-Bit Monotonic ADC with  $DNL = \pm 1$  LSB,  $INL = \pm 2.5$  LSB
- $SNR > 66$  dB
- Sampling Frequency  $\leq 750$  kHz
- Internal Track and Hold
- Single 5 V Supply
- Rail-to-Rail Input Range
- $V_{REF}$  Range: 1.5 V to  $V_{DD}$
- CMOS Low Power: 175 mW (typ)
- Binary and Two's Complement Digital Output Mode
- Serial Port
- ESD: 2000 V Minimum

April 1996-1

- Underflow and Overflow Outputs
- Precision Aperture Output
- 6 Reference Resistor Taps
- Latch-Up Free

### APPLICATIONS

- Control Systems
- Instrumentation
- DAS
- Sonar
- Digital Radio

### GENERAL DESCRIPTION


The XRD66092 is a 12-bit 750 kHz subranging Analog-to-Digital Converter with an internal track and hold.

The XRD66092 operates with a single supply ranging from +3 V to +5 V while consuming less than 175 mW of power (typical).

Separate pins for  $V_{RT}$  and  $V_{RB}$  allow flexibility for analog input ( $V_{IN}$ ) and the reference voltage range ( $\Delta V_{REF}$ ).

Data is presented at the serial output port every clock cycle with a 2.5 cycle pipeline delay. LINV and MINV enable binary and 2's complement data formatting. 6 ladder tap pins provide for transfer function adjustment.

### SIMPLIFIED BLOCK DIAGRAM




## ORDERING INFORMATION


Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
PDIP	-40 to +85°C	XRD66092AIP	±1	2 1/2
SOIC	-40 to +85°C	XRD66092AID	±1	2 1/2

## PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



28 Pin PDIP (0.600")



28 Pin SOIC (Jedec, 0.300)

## PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	R5	Ref. Resistor Ladder Tap (5/16 V <sub>REF</sub> )
2	GND	Analog Ground (Substrate)
3	V <sub>IN</sub>	Analog Input
4	V <sub>DD</sub>	Analog Positive Supply
5	R8	Ref. Resistor Ladder Tap (1/2 V <sub>REF</sub> )
6	R12	Ref. Resistor Ladder Tap (3/4 V <sub>REF</sub> )
7	R4	Ref. Resistor Ladder Tap (1/4 V <sub>REF</sub> )
8	V <sub>RB</sub>	Negative Reference
9	V <sub>RT</sub>	Positive Reference
10	V <sub>DD</sub>	Analog Positive Supply
11	V <sub>DD</sub>	Analog Positive Supply
12	GND	Analog Ground (Substrate)
13	GND	Analog Ground (Substrate)
14	MINV	Invert MSB (Active High)

PIN NO.	NAME	DESCRIPTION
15	LINV	Invert LSB (Active High)
16	UFW	Underflow Bit
17	N/C	No Connection
18	SDO	Serial Data Out
19	V <sub>DD</sub>	Digital Positive Supply
20	GND	Digital Ground (Substrate)
21	SCLK	Serial Clock
22	Aperture	Aperture Delay Sync
23	OFW	Overflow Bit
24	CLK	Clock
25	PLOAD	Serial Shift Register Data Load
26	N/C	No Connection
27	R7	Ref. Resistor Ladder Tap (7/16 V <sub>REF</sub> )
28	R9	Ref. Resistor Ladder Tap (9/16 V <sub>REF</sub> )

## ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified:  $V_{DD} = 5\text{ V}$ ,  $FS = 750\text{ kHz}$  (50% Duty Cycle),

$V_{REF(+)} = 5.0\text{ V}$ ,  $V_{REF(-)} = \text{GND}$ ,  $TA = 25^{\circ}\text{C}$ ,  $V_{IN}$  Connected through  $39\Omega$

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
<b>KEY FEATURES</b>						
Resolution		12			Bits	
Sampling Rate	FS			750	kHz	
<b>ACCURACY<sup>1</sup></b>						
Differential Non-Linearity	DNL		$\pm 1/2$	$\pm 1$	LSB	Best Fit Line (Max INL – Min INL)/2
Integral Non-Linearity (See NO TAG)	INL		$\pm 2$	$\pm 2.5$	LSB	
Zero Scale Error	EZS		+10		LSB	
Full Scale Error	EFS		–10		LSB	
<b>REFERENCE VOLTAGES</b>						
Positive Ref. Voltage	V <sub>RT</sub>	1.5		V <sub>DD</sub>	V	4.5 to 5 V is recommended for specified performance, V <sub>REF(+)</sub> – V <sub>REF(–)</sub>
Negative Ref. Voltage	V <sub>RB</sub>	GND			V	
Differential Ref. Voltage <sup>3</sup>	V <sub>REF</sub>	1.5		V <sub>DD</sub>	V	
Ladder Resistance	R <sub>L</sub>		550		Ω	
<b>ANALOG INPUT</b>						
Input Bandwidth (–3 dB) <sup>4</sup>	BW		10		MHz	V <sub>REF(–)</sub> V <sub>REF(+)</sub>
Input Voltage Range	V <sub>IN</sub>				V p-p	
Input Capacitance Sample <sup>5</sup>	C <sub>IN</sub>		50		pF	
Input Capacitance Convert <sup>5</sup>			8		pF	
Aperture Delay from Clock	t <sub>AP</sub>		20		ns	
<b>DIGITAL INPUTS</b>						
Logical “1” Voltage	V <sub>IH</sub>		2.4		V	V <sub>IN</sub> =GND to V <sub>DD</sub>
Logical “0” Voltage	V <sub>IL</sub>		0.8		V	
Leakage Currents <sup>6</sup> CLK, MINV, LINV, SCLK, PLOAD	I <sub>IN</sub>		10		μA	
Input Capacitance			5		pF	
Clock Timing						1/FS
Clock Period		1.33			μs	
Rise & Fall Time <sup>7</sup>	t <sub>R</sub> , t <sub>F</sub>		15		ns	
“High” Time	t <sub>PWH</sub>	665			ns	
“Low” Time	t <sub>PWL</sub>	665			ns	
Duty Cycle			50		%	
Serial Register Timing						
Shift Clock Period	t <sub>SC</sub>	110			ns	
Shift Clock to Data Delay	t <sub>SD</sub>		20		ns	
Minimum Pulse Width PLOAD	t <sub>S</sub>		50		ns	
Clock↑ to PLOAD↓ For Valid D11	t <sub>CP</sub>		0		ns	
<b>DIGITAL OUTPUTS</b>						
Logical “1” Voltage	V <sub>OH</sub>		V <sub>DD</sub> –0.5		V	C <sub>OUT</sub> =15 pF I <sub>LOAD</sub> = 4 mA V <sub>OH</sub> = V <sub>DD</sub> –0.5 I <sub>LOAD</sub> = 4 mA V <sub>OL</sub> = 0.5 V V <sub>OUT</sub> =GND to V <sub>DD</sub>
Logical “1” Source Current	I <sub>OH</sub>		4		mA	
Logical “0” Voltage	V <sub>OL</sub>		0.5		V	
Logical “0” Sink Current	I <sub>OL</sub>		4		mA	
Tristate Leakage	I <sub>OZ</sub>		1		μA	
Data Valid Delay	t <sub>DI</sub>		30		ns	

## ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
<b>POWER SUPPLIES<sup>8</sup></b>						
Operating Voltage ( $V_{DD}$ )	$V_{DD}$		5		V	
Current ( $V_{DD}$ )	$I_{DD}$		35	45	mA	
<b>AC PARAMETERS</b>						
Signal Noise Ratio	SNR	66			dB	$V_{IN} = 5\text{ V}_{p-p}$ , 1 kHz

## NOTES

- 1 Tester measures code transitions by dithering the voltage of the analog input ( $V_{IN}$ ). The difference between the measured and the ideal code width ( $V_{REF}/4096$ ) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- 2 Guaranteed. Not tested.
- 3 Specified values guarantee functionality. Refer to other parameters for accuracy.
- 4 -3 dB bandwidth is a measure of performance of the A/D input stage (S/H amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- 5 A 39Ω resistor should be put in series with  $V_{IN}$  to dampen transients associated with inductive output impedance of typical op amps.
- 6 All inputs have diodes to  $V_{DD}$  and GND. Input(s) MINV and LINV have internal pull down(s). Input DC currents will not exceed specified limits for any input voltage between GND and  $V_{DD}$ .
- 7 Condition to meet aperture delay specifications ( $t_{AP}$ ,  $t_{AJ}$ ). Actual rise/fall time can be less stringent with no loss of accuracy.
- 8 GND pins are internally connected through the silicon substrate.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

$V_{DD}$ to GND .....	7 V	Storage Temperature .....	-65 to +150°C
$V_{RT}$ & $V_{RB}$ .....	$V_{DD} + 0.5$ to GND -0.5 V	Lead Temperature (Soldering 10 seconds) ..	+300°C
All Inputs .....	$V_{DD} + 0.5$ to GND -0.5 V	Package Power Dissipation Rating @ 75°C	
Digital Outputs .....	$V_{DD} + 0.5$ to GND -0.5 V	PDIP, SOIC .....	1000mW
		Derates above 75°C .....	14mW/°C

## NOTES:

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.
- 3 GND refers to AGND and DGND.




Figure 1. XRD66092 Timing Diagram




Figure 2. DNL Measurement




Figure 3. INL Error Calculation

### UFW: Underflow (Output)

This signal indicates when the Analog Input ( $V_{IN}$ ) goes below the  $V_{RB}$  range, and is normally at a low logic level. When  $V_{IN} < V_{RB}$ , UFW will go high and the data bits will show negative full scale (i.e. all 0's if MINV & LINV are low).

### OFW: Underflow (Output)

This signal indicates when the Analog Input ( $V_{IN}$ ) goes above the  $V_{RB}$  range, and is normally at a low logic level. When  $V_{IN} > V_{RB}$ , OFW will go high and the data bits will show positive full scale (i.e. all 0's if MINV & LINV are low).

### SDO: Serial Data output

After the internal shift register is updated using the  $\overline{PLOAD}$  signal, the SDO pin outputs the A/D result starting with the MSB


(which appears just after the  $\overline{PLOAD}$  strobe). Each bit is output on the rising edge of SCLK.

### SCLK: Serial Data Port Clock

The SCLK controls the output of the serial port through SDO. SDO is updated on every rising edge of SCLK. The  $\overline{PLOAD}$  signal will override the SCLK signal.

### $\overline{PLOAD}$ :

Serial data port shift register load: When  $\overline{PLOAD}$  is low (i.e. level triggered not edge triggered) the current parallel data will be loaded into the shift register.  $\overline{PLOAD}$  overrides SCLK. When  $\overline{PLOAD}$  is high, the data can be shifted out through the SDO pin with SCLK.



**Figure 4. Serial Port Timing Chart**

## APERTURE: Aperture Delay Sync (output)

This signal is high when the internal sample/hold function is sampling  $V_{IN}$ , and goes low when it is in the hold mode (when the ADC is comparing the stored input value to the reference ladder).

The value of  $V_{IN}$  at the high to low transition of APERTURE is the value that will be digitized. A system can monitor this signal and adjust the CLK phase to accurately synchronize the sampling point to an external event.

MINV LINV	0 0	0 1	1 0	1 1
$V_{RT}$	111 ... 11	100 ... 00	011 ... 11	000 ... 00
$V_{IN}$	111 ... 10	100 ... 01	011 ... 10	000 ... 01
mid scale	100 ... 01	111 ... 10	000 ... 01	011 ... 10
$V_{RB}$	100 ... 00	111 ... 11	000 ... 00	011 ... 11
	011 ... 11	000 ... 00	111 ... 11	100 ... 00
	000 ... 01	011 ... 10	100 ... 01	111 ... 10
	000 ... 00	011 ... 11	100 ... 00	111 ... 11
	binary	inverted 2's complement	2's complement	inverted binary

**Table 1. Output Data Format Truth Table**


## MINV & LINV: Digital Output Format (inputs)

These signals control the format of the digital output data bits DB0 – DB11. Normally both pins are held low so the data is in straight binary format (all 0's when  $V_{IN}=V_{RB}$ ; all 1's when  $V_{IN}=V_{RT}$ ). If MINV is pulled high then the MSB (DB11) will be inverted. If LINV is pulled high then the LSBs (DB0 – DB10) will

be inverted. The OFW and UFW bits are not affected by these signals.

MINV & LINV are meant to be static digital signals. If they are to change during operation they should only change when the CLK is low. Changing MINV and/or LINV when CLK is high is acceptable, but the effects on the digital outputs will not be seen until the output latch of the output register is enabled. MINV and


LINV have internal pull down devices. Please see the simplified logic circuit *Figure 5*.



**Figure 5. MINV, LINV Simplified Logic Circuit**

### V<sub>IN</sub> Analog Input

The XRD66L92 has a switched capacitor track and hold input stage. V<sub>IN</sub> is sampled at the high to low clock transition. The *Figure 6* shows the equivalent input circuit.



**Figure 6. Equivalent Input Circuit**

### Reference Ladder Taps

These taps connect to every sixteenth point along the reference ladder; R4 is 4/16th up from V<sub>RB</sub>, R7 is 7/16ths up from V<sub>RB</sub>. These taps can be used to alter the transfer curve of the ADC. The internal interconnect resistance from the pin to the ladder is less than 3Ω for the even numbered taps, (i.e. R4,R6, etc.) and is approximately 10Ω for the odd numbered taps.

Altering the transfer curve may be desirable to enhance or reduce the probability of codes for certain ranges of V<sub>IN</sub>. This is often referred to as probability density function shaping, or histogram shaping. 0.8 V maximum per tap is recommended for ap-

plications above 85°C. Up to 1.6 V is allowed for applications under 85°C.

### APPLICATION NOTES


V<sub>IN</sub> signals should not exceed V<sub>DD</sub> +0.5V or go below GND –0.5V. All pins have internal protection diodes that will protect them from short transients (<100μs) outside the supply range.

All GND pins are connected internally through the P– substrate. DC voltage differences between any GND pins will cause undesirable internal substrate currents.

The power supply (V<sub>DD</sub>) and reference voltage (V<sub>RT</sub> & V<sub>RB</sub>) pins should be decoupled with 0.1μF and 10μF capacitors to GND, placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The capacitive coupling and reflections will contribute noise to the conversion.


The reference tap pins can be used to create piecewise-linear transfer functions. By forcing voltages on these pins, a 7 segment transfer function can be made. See *Figure 7*.




*Only the Ladder detail shown.*

**Figure 7. A/D with Programmed Ladder Control for Creating a Piecewise Linear Transfer Function**


## PERFORMANCE CHARACTERISTICS




Graph 1. DNL vs.  $F_S$




Graph 2. INL vs.  $F_S$



Graph 3.  $I_{DD}$  vs.  $F_S$




Graph 4. DNL Error Plot



Graph 5. INL Error Plot




**28 LEAD PLASTIC DUAL-IN-LINE  
(600 MIL PDIP)**



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.160	0.250	4.06	6.35
A <sub>1</sub>	0.015	0.070	0.38	1.78
A <sub>2</sub>	0.125	0.195	3.18	4.95
B	0.014	0.024	0.36	0.56
B <sub>1</sub>	0.030	0.070	0.76	1.78
C	0.008	0.014	0.20	0.38
D	1.380	1.565	35.05	39.75
E	0.600	0.625	15.24	15.88
E <sub>1</sub>	0.485	0.580	12.32	14.73
e	0.100 BSC		2.54 BSC	
e <sub>A</sub>	0.600 BSC		15.24 BSC	
e <sub>B</sub>	0.600	0.700	15.24	17.78
L	0.115	0.200	2.92	5.08
α	0°	15°	0°	15°

Note: The control dimension is the inch column

## 28 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC)



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
B	0.013	0.020	0.33	0.51
C	0.009	0.013	0.23	0.32
D	0.697	0.713	17.70	18.10
E	0.291	0.299	7.40	7.60
e	0.050 BSC		1.27 BSC	
H	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
α	0°	8°	0°	8°

Note: The control dimension is the millimeter column

# Notes

## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1996 EXAR Corporation

Datasheet April 1996

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.