



C-MOS 16 K-BIT (2,048 × 8) HIGH SPEED ERASABLE P-ROM

—TOP VIEW—



CHIP SEL			OUTPUT
CS1/VPP	CS2	CS3	
0	1	1	ENABLE
1	0	X	HI-IMPEDANCE
1	X	0	

0 ; LOW LEVEL

1 ; HIGH LEVEL

X ; DON'T CARE