

W83977TF

WINBOND I/O

W83977TF Data Sheet Revision History

	Pages	Dates	Version	Version on Web	Main Contents
1	N/A	05/20/97	0.50		First published.
2	IV, V, 6, 7, 14, 49, 55, 69-80, 87-96, 103, 113, 117, 118, 122, 128, 149	07/01/97	0.51		Typo correction and data calibrated
3	III, 3, 68, 134, 146, 148, 64-67	07/20/97	0.60		Explanation of OnNow/ security wake-up functions; Repagenating
4	P101, 101.1, 102	11/18/97	0.61		Register correction
5	P1, 3, 49, 62, 64, 67, 71, 73, 74, 100, 117, 119, 120, 129	03/19/98	0.62		Typo correction and data calibrated
6					
7					
8					
9					
10					

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
FEATURES	2
PIN CONFIGURATION.....	4
1. PIN DESCRIPTION.....	5
1.1 HOST INTERFACE	5
1.2 GENERAL PURPOSE I/O PORT	7
1.3 SERIAL PORT INTERFACE	8
1.4 INFRARED INTERFACE	9
1.5 MULTI-MODE PARALLEL PORT.....	9
1.6 FDC INTERFACE.....	14
1.7 KBC INTERFACE.....	15
1.8 POWER PINS.....	16
1.9 ACPI INTERFACE.....	16
2. FDC FUNCTIONAL DESCRIPTION.....	17
2.1 W83977TF FDC	17
2.1.1 AT INTERFACE	17
2.1.2 FIFO (DATA).....	17
2.1.3 DATA SEPARATOR.....	18
2.1.4 WRITE PRECOMPENSATION.....	18
2.1.5 PERPENDICULAR RECORDING MODE.....	18
2.1.6 FDC CORE	19
2.1.7 FDC COMMANDS.....	19
2.2 REGISTER DESCRIPTIONS	29
2.2.1 STATUS REGISTER A (SA REGISTER) (READ BASE ADDRESS + 0)	29

2.2.2	STATUS REGISTER B (SB REGISTER) (READ BASE ADDRESS + 1).....	31
2.2.3	DIGITAL OUTPUT REGISTER (DO REGISTER) (WRITE BASE ADDRESS + 2).....	33
2.2.4	TAPE DRIVE REGISTER (TD REGISTER) (READ BASE ADDRESS + 3).....	33
2.2.5	MAIN STATUS REGISTER (MS REGISTER) (READ BASE ADDRESS + 4).....	34
2.2.6	DATA RATE REGISTER (DR REGISTER) (WRITE BASE ADDRESS + 4).....	34
2.2.7	FIFO REGISTER (R/W BASE ADDRESS + 5).....	36
2.2.8	DIGITAL INPUT REGISTER (DI REGISTER) (READ BASE ADDRESS + 7).....	38
2.2.9	CONFIGURATION CONTROL REGISTER (CC REGISTER) (WRITE BASE ADDRESS + 7).....	39
3.	UART PORT	40
3.1	UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART A, UART B).....	40
3.2	REGISTER ADDRESS.....	40
3.2.1	UART CONTROL REGISTER (UCR) (READ/WRITE)	40
3.2.2	UART STATUS REGISTER (USR) (READ/WRITE)	42
3.2.3	HANDSHAKE CONTROL REGISTER (HCR) (READ/WRITE)	43
3.2.4	HANDSHAKE STATUS REGISTER (HSR) (READ/WRITE)	44
3.2.5	UART FIFO CONTROL REGISTER (UFR) (WRITE ONLY)	45
3.2.6	INTERRUPT STATUS REGISTER (ISR) (READ ONLY).....	46
3.2.7	INTERRUPT CONTROL REGISTER (ICR) (READ/WRITE)	47
3.2.8	PROGRAMMABLE BAUD GENERATOR (BLL/BHL) (READ/WRITE)	47
3.2.9	USER-DEFINED REGISTER (UDR) (READ/WRITE).....	48
4.	INFRARED (IR) PORT	49
5.	PARALLEL PORT.....	49
5.1	PRINTER INTERFACE LOGIC.....	49
5.2	ENHANCED PARALLEL PORT (EPP)	50
5.2.1	DATA SWAPPER.....	51
5.2.2	PRINTER STATUS BUFFER	51
5.2.3	PRINTER CONTROL LATCH AND PRINTER CONTROL SWAPPER	52
5.2.4	EPP ADDRESS PORT	52
5.2.5	EPP DATA PORT 0-3.....	53
5.2.6	BIT MAP OF PARALLEL PORT AND EPP REGISTERS.....	53
5.2.7	EPP PIN DESCRIPTIONS	54
5.2.8	EPP OPERATION	54

5.3	EXTENDED CAPABILITIES PARALLEL (ECP) PORT	55
5.3.1	ECP REGISTER AND MODE DEFINITIONS	55
5.3.2	DATA AND ECPAFIFO PORT	56
5.3.3	DEVICE STATUS REGISTER (DSR)	56
5.3.4	DEVICE CONTROL REGISTER (DCR)	57
5.3.5	CFIFO (PARALLEL PORT DATA FIFO) MODE = 010.....	58
5.3.6	ECPDFIFO (ECP DATA FIFO) MODE = 011	58
5.3.7	TFIFO (TEST FIFO MODE) MODE = 110.....	58
5.3.8	CNFGA (CONFIGURATION REGISTER A) MODE = 111	58
5.3.9	CNFGB (CONFIGURATION REGISTER B) MODE = 111.....	58
5.3.10	ECR (EXTENDED CONTROL REGISTER) MODE = ALL.....	59
5.3.11	BIT MAP OF ECP PORT REGISTERS.....	60
5.3.12	ECP PIN DESCRIPTIONS.....	61
5.3.13	ECP OPERATION	62
5.3.14	FIFO OPERATION.....	62
5.3.15	DMA TRANSFERS	63
5.3.16	PROGRAMMED I/O (NON-DMA) MODE	63
5.4	EXTENSION FDD MODE (EXTFDD).....	63
5.5	EXTENSION 2FDD MODE (EXT2FDD).....	63
6.	KEYBOARD CONTROLLER	64
6.1	OUTPUT BUFFER	64
6.2	INPUT BUFFER.....	64
6.3	STATUS REGISTER.....	65
6.4	COMMANDS	65
6.5	HARDWARE GATEA20/KEYBOARD RESET CONTROL LOGIC.....	67
6.5.1	KB CONTROL REGISTER (LOGIC DEVICE 5, CR-F0)	67
6.5.2	PORT 92 CONTROL REGISTER (DEFAULT VALUE = 0X24).....	67
6.4	ONNOW / SECURITY KEYBOARD AND MOUSE WAKE-UP	68
7.	GENERAL PURPOSE I/O.....	69
7.1	BASIC I/O FUNCTIONS.....	71
7.2	ALTERNATE I/O FUNCTIONS.....	73
7.2.1	INTERRUPT STEERING	73
7.2.2	WATCH DOG TIMER OUTPUT.....	74
7.2.3	POWER LED.....	74

7.2.4	GENERAL PURPOSE ADDRESS DECODER	74
7.2.5	GENERAL PURPOSE WRITE STROBE	74
8.	PLUG AND PLAY CONFIGURATION	75
8.1	COMPATIBLE PNP	75
8.1.1	EXTENDED FUNCTION REGISTERS	75
8.1.2	EXTENDED FUNCTIONS ENABLE REGISTERS (EFERS)	76
8.1.3	EXTENDED FUNCTION INDEX REGISTERS (EFIRS), EXTENDED FUNCTION DATA REGISTERS(EFDRS)	76
9.	ACPI REGISTERS FEATURES	77
9.1	SMI TO SCI/SCI TO SMI AND BUS MASTER	78
9.2	POWER MANAGEMENT TIMER	79
9.3	ACPI REGISTERS (ACPIRS)	80
9.3.1	POWER MANAGEMENT 1 STATUS REGISTER 1 (PM1STS1)	80
9.3.2	POWER MANAGEMENT 1 STATUS REGISTER 2 (PM1STS2)	81
9.3.3	POWER MANAGEMENT 1 ENABLE REGISTER 1(PM1EN1)	82
9.3.4	POWER MANAGEMENT 1 ENABLE REGISTER 2 (PM1EN2)	82
9.3.5	POWER MANAGEMENT 1 CONTROL REGISTER 1 (PM1CTL1)	83
9.3.6	POWER MANAGEMENT 1 CONTROL REGISTER 2 (PM1CTL2)	83
9.3.7	POWER MANAGEMENT 1 CONTROL REGISTER 3 (PM1CTL3)	84
9.3.8	POWER MANAGEMENT 1 CONTROL REGISTER 4 (PM1CTL4)	84
9.3.9	POWER MANAGEMENT 1 TIMER 1 (PM1TMR1)	85
9.3.10	POWER MANAGEMENT 1 TIMER 2 (PM1TMR2)	85
9.3.11	POWER MANAGEMENT 1 TIMER 3 (PM1TMR3)	86
9.3.12	POWER MANAGEMENT 1 TIMER 4 (PM1TMR4)	87
9.3.13	GENERAL PURPOSE EVENT 0 STATUS REGISTER 1 (GP0STS1)	87
9.3.14	GENERAL PURPOSE EVENT 0 STATUS REGISTER 2 (GP0STS2)	88
9.3.15	GENERAL PURPOSE EVENT 0 ENABLE REGISTER 1 (GP0EN1)	89
9.3.16	GENERAL PURPOSE EVENT 0 ENABLE REGISTER 2 (GP0EN2)	89
9.3.17	GENERAL PURPOSE EVENT 1 STATUS REGISTER 1 (GP1STS1)	90
9.3.18	GENERAL PURPOSE EVENT 1 STATUS REGISTER 2 (GP1STS2)	90
9.3.19	GENERAL PURPOSE EVENT 1 ENABLE REGISTER 1 (GP1EN1)	91
9.3.20	GENERAL PURPOSE EVENT 1 ENABLE REGISTER 2 (GP1EN2)	91
9.3.21	BIT MAP CONFIGURATION REGISTERS	92

10. SERIAL IRQ.....	93
10.1 START FRAME	94
10.2 IRQ/DATA FRAME	94
10.3 STOP FRAME.....	94
10.4 RESET AND INITIALIZATION	95
11. CONFIGURATION REGISTER.....	96
11.1 CHIP (GLOBAL) CONTROL REGISTER.....	96
11.2 LOGICAL DEVICE 0 (FDC).....	100
11.3 LOGICAL DEVICE 1 (PARALLEL PORT)	103
11.4 LOGICAL DEVICE 2 (UART A)¢).....	104
11.5 LOGICAL DEVICE 3 (UART B).....	104
11.6 LOGICAL DEVICE 5 (KBC)	106
11.7 LOGICAL DEVICE 7 (GP I/O PORT I)	107
11.8 LOGICAL DEVICE 8 (GP I/O PORT II)	110
11.9 LOGICAL DEVICE 9 (GP I/O PORT III).....	114
11.10 LOGICAL DEVICE A (ACPI).....	117
12. SPECIFICATIONS.....	123
12.1 ABSOLUTE MAXIMUM RATINGS.....	123
12.2 DC CHARACTERISTICS	123
12.3 AC CHARACTERISTICS	127
12.3.1 FDC: DATA RATE = 1 MB, 500 KB, 300 KB, 250 KB/SEC.	127
12.3.2 UART/PARALLEL PORT.....	129
12.3.3 PARALLEL PORT MODE PARAMETERS.....	129
12.3.4 EPP DATA OR ADDRESS READ CYCLE TIMING PARAMETERS.....	130
12.3.5 EPP DATA OR ADDRESS WRITE CYCLE TIMING PARAMETERS	131
12.3.6 PARALLEL PORT FIFO TIMING PARAMETERS	132
12.3.7 ECP PARALLEL PORT FORWARD TIMING PARAMETERS	132
12.3.8 ECP PARALLEL PORT REVERSE TIMING PARAMETERS	132
12.3.9 KBC TIMING PARAMETERS	133
12.3.10 GPIO TIMING PARAMETERS	134
13. TIMING WAVEFORMS	135
13.1 FDC.....	135
13.2 UART/PARALLEL.....	136

13.2.1	MODEM CONTROL TIMING.....	137
13.3	PARALLEL PORT	138
13.3.1	PARALLEL PORT TIMING	138
13.3.2	EPP DATA OR ADDRESS READ CYCLE (EPP VERSION 1.9).....	139
13.3.3	EPP DATA OR ADDRESS WRITE CYCLE (EPP VERSION 1.9).....	140
13.3.4	EPP DATA OR ADDRESS READ CYCLE (EPP VERSION 1.7).....	141
13.3.5	EPP DATA OR ADDRESS WRITE CYCLE (EPP VERSION 1.7).....	142
13.3.6	PARALLEL PORT FIFO TIMING	142
13.3.7	ECP PARALLEL PORT FORWARD TIMING	143
13.3.8	ECP PARALLEL PORT REVERSE TIMING	143
13.4	KBC	144
13.4.1	WRITE CYCLE TIMING.....	144
13.4.2	READ CYCLE TIMING	144
13.4.3	SEND DATA TO K/B.....	144
13.4.4	RECEIVE DATA FROM K/B	145
13.4.5	INPUT CLOCK.....	145
13.4.6	SEND DATA TO MOUSE.....	145
13.4.7	RECEIVE DATA FROM MOUSE	145
13.5	GPIO WRITE TIMING DIAGRAM.....	146
13.6	MASTER RESET (MR) TIMING	146
14.	APPLICATION CIRCUITS.....	147
14.1	PARALLEL PORT EXTENSION FDD	147
14.2	PARALLEL PORT EXTENSION 2FDD.....	147
14.3	FOUR FDD MODE.....	148
15.	ORDERING INFORMATION	148
16.	HOW TO READ THE TOP MARKING	148
17.	PACKAGE DIMENSIONS	149