DS4028 - 2.0

VP531

NTSC/PAL DIGITAL VIDEO ENCODER

The VP531 converts digital Y, Cr, Cb, data into analog NTSC/PAL composite video and S-video signals The outputs are capable of driving doubly terminated 75 ohm loads with standard video levels.

IIII GEC PLESSEY

MICONDUCTORS

The device accepts data inputs complying with CCIR Recommendation 601 and 656. The data is time multiplexed on an 8 bit bus at 27MHz and is formatted as Cb, Y, Cr, Y (i.e. 4:2:2). The video blanking and sync information from REC 656 is included in the data stream when the VP531 is working in slave mode.

The output pixel rate is 27MHz and the input pixel rate is half this frequency, i.e. 13.5MHz.

All necessary synchronisation signals are generated internally when the device is operating in master mode. Digital horizontal and vertical sync outputs are available for use by the host system.

The rise and fall times of sync, burst envelope and video blanking are internally controlled to be within composite video specifications.

Two digital to analog converters (DACs) are used to convert the digital luminance and chrominance data into analog signals. An inverted composite video signal is generated by summing the complementary current outputs of each DAC. An internally generated reference voltage provides the biasing for the DACs.

FEATURES

- Converts Y, Cr, Cb data to analog composite video and S-video
- Supports CCIR recommendations 601 and 656
- All digital video encoding
- Selectable master/slave mode for sync signals
- Switchable chrominance bandwidth
- Switchable pedestal with gain compensation
- SMPTE 170M NTSC or CCIR 624 PAL compatible outputs
- GENLOCK mode
- I²C bus serial microprocessor interface
- 64 PQFP package
- Supports Macrovision anti-taping format Rev. 6.1

APPLICATIONS

- Digital Cable TV
- Digital Satellite TV
- Multi-media
- Video games
- Karaoke
- Digital VCRs

ORDERING INFORMATION

VP531/CG/GP1R

Notes: Prior to completion of full device characterisation, pre-preproduction parts will be designated VP531/PR/GP1R.




Fig.1 Pin connections (top view)

	-		
PIN	FUNCTION	PIN	FUNCTION
1	VDD	33	VDD
2	GND	34	RESET
3	D0 (VS O/P)	35	REFSQ
4	D1 (HS O/P)	36	GND
5	D2 (FC0 O/P)	37	VDD
6	D3 (FC1 O/P)	38	GND
7	D4 (FC2 O/P)	39	PD7
8	D5	40	PD6
9	D6 (SCSYNC I/P)	41	PD5
10	D7 (PALID I/P)	42	PD4
11	GND	43	PD3
12	VDD	44	PD2
13	GND	45	PD1
14	GND	46	PD0
15	PXCK	47	GND
16	VDD	48	VDD
17	CLAMP	49	AGND
18	COMPSYNC	50	VREF
19	GND	51	LUMAGAIN
20	VDD	52	LUMACOMP
21	TDO	53	AVDD
22	TDI	54	LUMAOUT
23	TMS	55	AGND
24	TCK	56	COMPOUT
25	GND	57	AGND
26	SA1	58	CHROMAOUT
27	SA2	59	AVDD
28	SCL	60	CHROMACOMP
29	VDD	61	CHROMAGAIN
30	SDA	62	AVDD
31	GND	63	AVDD
32	VDD	64	N/C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): As specified in Recommended Operating Conditions DC CHARACTERISTICS

Parameter	Conditions	Symbol	Min.	Тур.	Max.	Units
Digital Inputs TTL compatible (except SDA, SCL)						
Input high voltage		VIN	2.0			V
Input low voltage		VIL			0.8	V
Digital Inputs SDA, SCL						
Input high voltage		VIH	0.7 VDD			V
Input low voltage		VIL			0.3 VDD	V
Input high current	VIN = VDD	IIH			10	μA
Input low current	VIN = VSS	IIL			-10	μA
Digital Outputs CMOS compatible						
Output high voltage	IOH = -1mA	VOH	3.7			V
Output low voltage	IOL = +4mA	VOL			0.4	V
Digital Output SDA						
Output low voltage	IOL = +6mA	VOL			0.6	V

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): As specified in Recommended Operating Conditions DC CHARACTERISTICS DACs

Parameter	Symbol	Min.	Тур.	Max.	Units
Accuracy (each DAC) Integral linearity error Diffential linearity error Grey scale error Monotonicity	INL DNL		guaranteed	±1.5 ±1 ±5	LSB LSB % grey scale
Luminance video output current White level relative to black level (NTSC-USA) Black level relative to blank level (NTSC-USA) Black level relative to sync level (NTSC-USA) LSB size		16.74 0.95 6.3	17.6 1.44 7.63 69	18.46 1.90 8.96	mA mA mA μA
Chrominance video output current Black level (NTSC-USA) Peak chroma level relative to black level (NTSC-USA) (corresponding to 100% saturated red) Peak burst level relative to black level (NTSC-USA) Analog video output compliance Internal reference voltage Internal reference voltage output impedance	VAVOC VREF	13.51 ±10.12 ±3.46 -0.3 0.95	14.23 ±11.12 ±3.81 1.00 TBD	14.95 ±12.12 ±4.16 1.6 1.05	mA mA MA V V

ABSOLUTE MAXIMUM RATINGS

Supply voltage	VDD, AVDD	-0.3 to 7.0V
Voltage on any n	-0.3 to VDD+0.3V	
Ambient operatin	0 to 70°C	
Storage tempera	-55°C to 125°C	

Note: Stresses exceeding these listed under Absolute Maximum Ratings may induce failure. Exposure to Absolute Maximum Ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.




Fig.2 Functional block diagram

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Units
Power supply voltage	VDD, AVDD	4.75	5.00	5.25	V
Power supply current (including analog outputs)	IDD		150		mA
Input clock frequency	PXCK		27.00		MHz
SCL clock frequency	fscl			500	kHz
Analog video output load			37.5		
Luma gain resistor (NTSC pedestal on)			736		
Luma gain resistor (NTSC pedestal off)			731		
Chroma gain resistor (NTSC pedestal on)			428		
Chroma gain resistor (NTSC pedestal off)			458		
Luma gain resistor (PAL)			734		
Chroma gain resistor (PAL)			443		
Ambient operating temperature		0		70	°C

VIDEO CHARACTERISTICS

Parameter	Symbol	Min.	Тур.	Max.	Units
Luminance bandwidth			4.0		MHz
Chrominance bandwidth (Extended B/w mode)			1.3		MHz
Chrominance bandwidth (Reduced B/w mode)			650		kHz
Burst frequency (NTSC)			3.57954545		MHz
Burst frequency (PAL-B,G,H,I)			4.43361875		MHz
Burst frequency (PAL-M)			3.57561149		MHz
Burst frequency (PAL-N Argentina)			3.58205625		MHz
Burst cycles (NTSC and PAL-B,G,H,I,M,N)			10		Fsc cycles
Burst envelope rise / fall time			1.5		Fsc cycles
Analog video sync rise / fall time			90		ns
Analog video blank rise / fall time			160		ns
Differential gain			1.5		% pk-pk
Differential phase			1.0		% pk-pk
Signal to noise ratio (unmodulated ramp)			60		dB
Chroma AM signal to noise ratio (100% red field)			58		dB
Chroma PM signal to noise ratio (100% red field)			56		dB
Hue accuracy				2.5	%
Colour saturation accuracy				2.5	%
Residual sub carrier			-60		dB
Luminance / chrominance delay			0		ns

PIN DESCRIPTIONS

Pin Name	Pin No.	Description			
PD0-7	39 - 46	8 Bit Pixel Data inputs clocked by PXCK. PD0 is the least significant bit, corresponding to Pin 46. These pins are internally pulled low.			
D0-7	3 - 10	8 Bit General Purpose Port input/output. D0 is the least significant bit, corresponding to Pin 3. These pins are internally pulled low.			
РХСК	15	27MHz Pixel Clock input. The VP531 internally divides PXCK by two to provide the pixel clock.			
CLAMP	17	The CLAMP output signal is synchronised to COMPSYNC output and indicates the position of the BURST pulse, (lines 10-263 and 273-525 for NTSC and PAL-M; lines 6-310 and 319-623 for PAL-B,G,I,N(Argentina)).			
COMPSYNC	18	Composite sync pulse output. This is an active low output signal.			
TDO	21	JTAG Data scan output port. NOT AVAILABLE ON PROTOTYPE DEVICE.			
TDI	22	JTAG Data scan input port. NOT AVAILABLE ON PROTOTYPE DEVICE.			
TMS	23	JTAG Scan select input. NOT AVAILABLE ON PROTOTYPE DEVICE.			
ТСК	24	JTAG Scan clock input. NOT AVAILABLE ON PROTOTYPE DEVICE.			
SA1	26	Slave address select.			
SA2	27	Slave address select.			
SCL	28	Standard I ² C bus serial clock input.			
SDA	30	Standard I ² C bus serial data input/output.			
RESET	34	Master reset. This is an asynchronous active low input signal and must be asserted for a minimum of 200ns in order to reset the VP531.			
REFSQ	35	Reference square wave input used only during Genlock mode.			
VREF	50	Voltage reference output. This output is nominally 1.0V and should be decoupled with a 100nF capacitor to GND.			
LUMA GAIN	51	Luminance full scale current control. A resistor connected between this pin and GND sets the magnitude of the luminance video output current. An internal loop amplifier controls a reference current flowing through this resistor so that the voltage across it is equal to the Vref voltage. This reference current has a weighting equal to 16 LSB's.			
LUMACOMP	52	Luma DAC compensation. A 100nF ceramic capacitor must be connected between pin 52 and pin 53.			
LUMAOUT	54	Luminance, inverted composite and chrominance video signal outputs. These are high			
COMPOUT	56	impedance current source outputs. A DC path to GND must exist from each of these pins.			
CHROMAOUT	58				
CHROMA- COMP	60	Chroma DAC compensation. A 100nF ceramic capacitor must be connected between pin 60 and pin 59.			
CHROMA GAIN	61	Chrominance full scale current control. As with the LUMAGAIN pin, a resistor between this pin and GND controls the magnitude of the chrominance video signal. An internal loop amplifier adjusts a reference current flowing through this resistor so that the voltage across it is equal to the Vref voltage. This reference current has a weighting equal to 16 LSB's.			
VDD	1, 12, 16,	Positive supply input. All VDD pins must be connected.			
	20, 29,				
	32, 33,				
	37, 48				
AVDD	53, 59 62, 63	Analog positive supply input. All AVDD pins must be connected.			
GND	2, 11, 13,	Negative supply input. All GND pins must be connected.			
	14, 19,				
	25, 31,				
	36, 38, 47				
AGND	49, 55, 57	Negative supply input. All AGND pins must be connected.			

All other pins are N/C and should not be connected.

ESD COMPLIANCE

Pins	Test	Test Levels	Notes
All pins	Human body model	2kV on 100pF through 1k5	Meets Mil-Std-883 Class 2
All pins	Machine model	200V on 200pF through 0 & 500nH	

REGISTERS MAP

See Register Details for further explanations.

ADDRESS hex	REGISTER⁄ NAME	7	6	5	4	3	2	1	0	R/W	DEFAULT hex
	BAR	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	W	
00 01 02 03	PART ID2 PART ID1 PART ID0 REV ID	ID17 ID0F ID07 REV7	ID16 ID0E ID06 REV6	ID15 ID0D ID05 REV5	ID14 ID0C ID04 REV4	ID13 ID0B ID03 REV3	ID12 ID0A ID02 REV2	ID11 ID09 ID01 REV1	ID10 ID08 ID00 REV0	R R R R	02
04 05 06 07 08 09 0A 0B 0C 0D	GCR VOCR HANC ANCID SC_ADJ FREQ2 FREQ1 FREQ0 SCHPHM SCHPHL	- AN7 SC7 FR17 FR0F FR07 - SCH7	- CLAMPDIS - AN6 SC6 FR16 FR06 - SCH6	YCDELAY CHRBW DFI2 AN5 SC5 FR15 FR0D FR05 - SCH5	RAMPEN SYNCDIS DFI1 AN4 SC4 FR14 FR0C FR04 - SCH4	BURDIS DFI0 AN3 SC3 FR13 FR0B FR03 - SCH3	LUMDIS Reserved AN2 SC2 FR12 FR0A FR02 - SCH2	VFS1 CHRDIS Reserved AN1 SC1 FR11 FR09 FR01 - SCH1	VFS0 PEDEN ACTREN PARITY SC0 FR10 FR08 FR00 SCH8 SCH0	R/W R/W R/W R/W R/W R/W R/W	00 00 00 97 87 C1 F1 00 00
0E to 1F 20 21 22	Reserved GPPCTL GPPRD GPPWR	CTL7 RD7 WR7	CTL6 RD6 WR6	CTL5 RD5 WR5	CTL4 RD4 WR4	CTL3 RD3 WR3	CTL2 RD2 WR2	CTL1 RD1 WR1	CTL0 RD0 WR0	W R W	FF - 00
23 to FE FF	Reserved GPSCTL	FSC4SEL		GENLKEN	NOLOCK	PALIDEN	TSURST	CHRMCLIP	TRSEL	R/W	00

Table.1 Register map

NOTE * For register HANC, bits 3, 4 and 5 are read only. Bits 1 and 2 are reserved.

Standard	Lines/ field	Field freq. HZ		Horizontal freq. kHz. fн	Subcarrier freq. kHz. fsc	fsc/fн	SC_ADJ register hex	FREQ2-0 registers hex
NTSC (default)	525	59.94	1716	15.734266	3.57954545	(455/2)	XX	87 C1 F1
PAL-B, G, H, I	625	50	1728	15.625000	4.43361875	(1135/4+1/625)	9C	A8 26 2B
PAL-M	525	59.94	1716	15.734266	3.57561189	(909/4)	ХХ	87 9B C0
PAL-N (Argentina)	625	50	1728	15.625000	3.58205625	(917/4+1/625)	57	87 DA 51

Table.2 Line, field and subcarrier standards and register settings

xx = don't care.

The calculation of the FREQ register value is according to the following formula:-

 $FREQ = (2^{26} \times fsc/f_H) / (number of pixels/line) hex$

Both NTSC and PAL-M values are rounded UP from the decimal number. PAL-B, G, H, I and N (Argentina) are rounded DOWN. The SC_ADJ value is derived from the adjustment needed to be added after 8 fields to ensure accuracy of the Subcarrier frequency. Note the SC_ADJ value of 9C required for PAL-B, G, H, I, is different to the default state of the register.

REGISTER DETAILS

		Low = normal operation, with pedestal disabled on all lines (default).	
Base register Register address.	HANC	Horizontal Ancillary Data Control	
Part number Chip part identification (ID) number.	DFI2-0(read only ANCTREN	Digital Field Identification, 000=Field1 Ancillary timing reference enable. When High use FIELD COUNT from ancillary data stream. When low, data is ignored.	
Revision number Chip revision ID number.		Ancillary data ID Ancillary data ID	
Global Control Luma to Chroma delay. High = 37ns luma delay, this may be used to compensate for group delay in external filters. Low = normal operation (default).	ANO	Parity bit (odd) Only ancillary data in REC 656 data stream with the same ID as this byte will be decoded by the VP531 to produce H and V synchronisation and FIELD COUNT.	
Modulated ramp enable. High = ramp output for differential phase and gain measurements. A 27MHz clock must be applied to PXCK pin.	SC_ADJ SC7-0	Sub Carrier Adjust Sub carrier frequency seed value, see table 2.	
Low = normal operation (default). Video format select VFS1VFS0	FREQ2-0 FR17-00	Sub carrier frequency 24 bit Sub carrier frequency programmed via I ² C bus, see table 2. FREQ2 is the most significant byte (MSB).	
0 1 PAL-B,G,H,I,N(Argentina) 1 0 PAL-M 1 1 Reserved	SCHPHM-L SCH9-0	Sub carrier phase offset 9 bit Sub carrier phase relative to the 50% point of the leading edge of the horizontal part of composite sync.	
Video Output Control High = Clamp signal disable Low = normal operation with clamp signal enabled (default).		SCHPHM bit 0 is the MSB. The nomina value is zero. This register is used to compensate for delays external to the VP531.	
Chroma bandwidth select. High = ±1·3MHz. Low = ±650kHz (default)	GPPCTL CTL7-0	General purpose port controlEach bit controls port directionLow = outputHigh = input	
High = Sync disable (in composite video signal). COMPSYNC is not affected. Low = normal operation with sync enabled (default).	GPPRD RD7-0	General purpose port read data I ² C bus read from general purpose port (only INPUTS defined in GPPCTL)	
High = Chroma burst disable. Low = normal operation, with burst enabled (default).	WR7-0	General purpose port write data I ² C bus write to general purpose port (only OUTPUTS defined in GPPCTL)	
High = Luma input disable - force black level with synchronisation pulses main- tained. Low = normal operation, with Luma input enabled (default).	GPSCIL FSC4SEL	GPS Control When high, REFSQ = 4xFSC and GPP bit D6 is forced to become an input for a SCSYNC signal (high = reset), which provides a synchronous phase reset for FSC divider. Low = normal operation with REFSQ = 1xFSC. (default).	
High = Chroma input disable - force monochrome. Low = normal operation, with Chroma input enabled (default).	RESERVED GENLKEN	Must be set low. High = enable Genlock to REFSQ signal	
High = Pedestal (set-up) enable a 7.5 IRE pedestal on lines 23-262 and 286-525. Valid for NTSC/PAL-M only		input. Low = internal subcarrier generation (default).	
	Base register Register address.Part number Chip part identification (ID) number.Revision number Chip revision ID number.Global Control Luma to Chroma delay. High = 37ns luma delay, this may be used to compensate for group delay in external filters. Low = normal operation (default).Modulated ramp enable. High = ramp output for differential phase and gain measurements. A 27MHz clock must be applied to PXCK pin. Low = normal operation (default).Video format selectVideo format selectVideo Output Control High = Clamp signal disable Low = normal operation with clamp signal enabled (default).Chroma bandwidth select. High = ±1.3MHz. Low = ±650kHz (default)High = Sync disable (in composite video signal). COMPSYNC is not affected. Low = normal operation with burst enabled (default).High = Chroma burst disable. Low = normal operation with burst enabled (default).High = Chroma burst disable. Low = normal operation with burst enabled (default).High = Chroma burst disable. Low = normal operation with burst enabled (default).High = Chroma burst disable - force black level with synchronisation pulses main- tained. Low = normal operation, with burst enabled (default).High = Chroma input disable - force monochrome. Low = normal operation, with Chroma input enabled (default).High = Chroma input disable - force monochrome. Low = normal operation, with Chroma input enabled (default).High = Pedestal (set-up) enable a 7-5 IRE pedestal on lines 23-262 and	Register address. HANC DFI2-0(read only ANCTREN Part number Chip part identification (ID) number. HANC DFI2-0(read only ANCTREN Revision number Chip revision ID number. ANCID AN7-1 Global Control Luma to Chroma delay. High = 37ns luma delay, this may be used to compensate for group delay in external filters. Low = normal operation (default). ANCID AN7-1 AN0 Modulated ramp enable. High = ramp output for differential phase and gain measurements. A 27MHz clock must be applied to PXCK pin. Low = normal operation (default). SC_ADJ SC7-0 Video format select SC HPHM-L SCH9-0 Video output Control High = Clamp signal disable Low = normal operation with clamp signal enabled (default). SCHPHM-L SCH9-0 Chroma bandwidth select. High = ±1.3MHz. Low = ±650kHz (default) GPPCTL CT1-0 High = Chroma burst disable. Low = normal operation with sync enabled (default). GPPRD RD7-0 High = Chroma burst disable. Low = normal operation, with burst enabled (default). GPPWR WR7-0 High = Chroma burst disable - force black level with synchronisation pulses main- tained. RESERVED GENLKEN High = Chroma input disable - force monochrome. Low = normal operation, with Chroma input enabled (default). RESERVED GENLKEN	

Low = normal operation, with pedestal

NOLOCK	Genlock status bit (read only) Low = Genlocked. High = cannot lock to REFSQ. This bit is cleared by reading and set again if lock cannot be attained.
PALIDEN	High = enable external PAL ID phase control and GPP bit D7 is forced to become an input for PAL ID switch signal, (GPP bit D7 - Low = $+135^{\circ}$, High = -135°). Low = normal operation, internal PAL ID phase switch is used (default).
TSURST	High = chip soft reset. Registers are NOT reset to default values. Low = normal operation (default).
CHRMCLIP	High = enable clipping of chroma data when luma goes below black level and is clipped. Low = no chroma clipping (default).
TRSEL	High = master mode, GPP bits D0 - 4 are forced to become a video timing port with VS, HS and FIELD outputs. Low = slave mode, timing from REC656.

I²C BUS CONTROL INTERFACE

I²C bus address

A6	A5	A4	A3	A2	A1	A0	R/ W
0	0	0	1	1	SA2	SA1	Х

The serial microprocessor interface is via the bidirectional port consisting of a data (SDA) and a clock (SCL) line. It is compatible to the Philips I²C bus standard (Jan. 1992 publication number 9398 393 40011). The interface is a slave transmitter - receiver with a sub-address capability. All communication is controlled by the microprocessor. The SCL line is input only. The most significant bit (MSB) is sent first. Data must be stable during SCL high periods.

A bus free state is indicated by both SDA and SCL lines being high. START of transmission is indicated by SDA being pulled low while SCL is high. The end of transmission, referred to as a STOP, is indicated by SDA going from low to high while SCL is high. The STOP state can be omitted if a repeated START is sent after the acknowledge bit. The reading device acknowledges each byte by pulling the SDA line low on the ninth clock pulse, after which the SDA line is released to allow the transmitting device access to the bus.

The device address can be partially programmed by the setting of the pins SA1 and SA2. This allows the device to respond to one of four addresses, providing for system flexibility. The I²C bus address is seven bits long with the last bit indicating read / write for subsequent bytes.

The first data byte sent after the device address, is the sub-address - BAR (base address register). The next byte will be written to the register addressed by BAR and subsequent bytes to the succeeding registers. The BAR maintains its data after a STOP signal.

NTSC/PAL Video Standards

Both NTSC (4-field, 525 lines) and PAL (8-field, 625 lines) video standards are supported by the VP531. All raster synchronisation, colour sub-carrier and burst characteristics are adapted to the standard selected. The VP531 generates outputs which follow the requirements of SMPTE 170M and CCIR 624 for PAL signals.

The device supports the following: NTSC, PAL B, G, H, I, N (Argentina) and M.

Video Timing - Slave sync mode

The VP531 has an internal timing generator which produces video timing signals appropriate to the mode of operation. In the default (power up) slave mode, all timing signals are derived from the input clock, PXCK, which must be derived from a crystal controlled oscillator. Input pixel data is latched on the rising edge of the PXCK clock.

The video timing generator produces the internal blanking and burst gate pulses, together with the composite sync output signal, using timing data (TRS codes) from the Ancillary data stream in the REC656 input signal, (when TRSEL (bit 0 of GPSCTL register) is set low).

Video Timing - Master sync mode

When TRSEL (bit 0 of GPSCTL register) is set high, the VP531 operates in a MASTER sync mode, all REC656 timing reference codes are ignored and GPP bits D0 - 4 become a video timing port with VS, HS and FIELD outputs. The PXCK signal is, however, still used to generate all internal clocks. When TRSEL is set high, the direction setting of bits 4 -0 of the GPPCTL register is ignored.

Video Blanking

The VP531 automatically performs standard composite video blanking. Lines 1-9, 264-272 inclusive, as well as the last half of line 263 are blanked in NTSC mode. In PAL mode, lines 1-5, 311-318, 624-625 inclusive, as well as the last half of line 623 are blanked.

The V bit within REC656 defines the video blanking when TRSEL (bit 0 of GPSCTL register) is set low. When in MASTER mode with TRSEL set high the video encoder is still enabled. Therefore if these lines are required to be blank they must have no video signal input.

Interpolator

The luminance and chrominance data are separately passed through interpolating filters to produce output sampling rates double that of the incoming pixel rate. This reduces the sinx/x distortion that is inherent in the digital to analog converters and also simplifies the analog reconstruction filter requirements.

Digital to Analog Converters

The VP531 contained two digital to analog converters which produce the analog video signals. The DACs use a current steering architecture in which bit currents are routed to one of two outputs; thus the DAC has true and complementary outputs. The use of identical current sources and current steering their outputs means that monotonicity is guaranteed. An on-chip voltage reference of 1.0V (typ.) provides the necessary biasing. However, the VP531 may be used in applications where an external 1V reference is provided on the VREF pin, to adjust the video levels. In this case, the external reference should be temperature compensated and provide a low impedance output.

The full-scale output currents of the DACs is set by external resistors between the LUMAGAIN, CHROMAGAIN and GND pins. An on-chip loop amplifier stabilises the fullscale output current against temperature and power supply variations.

By summing the complementary current outputs of the two DACs, an inverted composite video signal is obtained. Note that this signal has a DC offset. The analog outputs of the VP531 are capable of directly driving a 37.5 co-axial cable.

DC Gain Adjust

The gains of the luma and chroma DACs are independently adjustable.

For the correct DAC gains in the NTSC pedestal on mode, the LUMAGAIN resistance should be 736. The CHROMAGAIN resistance should be 428 for the proper corresponding chroma amplitude (including sinx/x compensation).

For the correct DAC gains in the PAL mode, the LUMAGAIN resistance should be 734 . The CHROMAGAIN resistance should be 443 for the proper corresponding chroma amplitude (including sinx/x compensation).

Luminance, Chrominance and Composite Video Outputs

The Luminance video output (LUMAOUT pin 54) drives a 37.5 load at 1.0V, sync tip to peak white. It contains only the luminance content of the image plus the composite sync pulses. In the NTSC mode, a set-up level (pedestal) offset can be added during the active video portion of the raster. The pedestal is programmed by PEDEN bit in VOCR register.

The Chrominance video output (CHROMAOUT pin 58) drives a 37.5 load at levels proportional in amplitude to the luma output (40 IRE pk-pk burst). This output has a fixed offset current which will produce approximately a 0.5V DC bias across the 37.5 load. Burst is injected with the appropriate timing relative to the luma signal.

In applications requiring only a true composite output, the lumaout and chromaout (pins 54 and 58) can be connected together and fed to a single output reconstruction filter (fig.3).

Luma, Chroma and true Composite video signals may be obtained simultaneously through the use of an external inverting video amplifier with the inverted composite video output (COMPOUT pin 56).

The inverted composite video output has a fixed DC offset. The sync tip is the most positive voltage and is approximately 1.5V with a 37.5 load.

Genlock using REFSQ input.

The VP531 can be Genlocked to another video source by setting GENLKEN high (in GPSCTL register) and feeding a phase coherent sub carrier frequency signal into REFSQ. Under normal circumstances, REFSQ will be the same frequency as the sub carrier. But by setting FSC4SEL high (in GPSCTL register), a 4 x sub carrier frequency signal may be input to REFSQ. In this case, the Genlock circuit can be reset to the required phase of REFSQ, by supplying a pulse to SCSYNC (pin 9). The frequency of SCSYNC can be at sub carrier frequency, but once per line, or once per field could be adequate, depending on the application.

Genlock in PAL mode.

When in Genlock mode with GENLKEN set high (in GPSCTL register), the VP531 requires a PAL phase identification signal, to define the correct phase on every line. This is supplied to PALID input (pin 10), High = -135° and low = $+135^{\circ}$. The signal is asynchronous and should be changed before the sub carrier burst signal. PALID input is enabled by setting PALIDEN high (in GPSCTL register).

Master Reset

The VP531 must be initialised with the RESET pin 34. This is an asynchronous active low signal and must be active for a minimum of 200ns in order for the VP531 to be reset. The device resets to line 64, start of horizontal sync (i.e. line blanking active). There is no on-chip power on reset circuitry.




Fig.3 Output reconstruction filter




Fig.4 Typical NTSC application diagram, SLAVE mode. (Output filter - see Fig.3)




Fig.5 Typical NTSC application diagram, MASTER mode. (Output filter - see Fig.3)


Note:

The VP531 is only available to customers with a valid and existing authorisation to purchase issued by MACROVISION CORPORATION.

This device is protected by U.S. patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. Use of the Macrovision anticopy process in the device is licensed by Macrovision for non-commercial, home and limited exhibition uses only. Reverse engineering or disassembly is prohibited.

PACKAGE DETAILS

Dimensions are shown thus: mm (in).



Purchase of GEC Plessey Semiconductors ¹²C components conveys a licence under the Philips ¹²C Patent rights to use these components in an ¹²C System, provided that the system conforms to the ¹²C Standard Specification as defined by Philips

GEC PLESSEY SEMICONDUCTORS

HEADQUARTERS OPERATIONS

GEC PLESSEY SEMICONDUCTORS Cheney Manor, Swindon, Wiltshire SN2 2QW, United Kingdom. Tel: (01793) 518000 Fax: (01793) 518411

GEC PLESSEY SEMICONDUCTORS

P.O. Box 660017 1500 Green Hills Road, Scotts Valley, California 95067-0017, United States of America. Tel: (408) 438 2900 Fax: (408) 438 5576

- CUSTOMER SERVICE CENTRES
- FRANCE & BENELUX Les Ulis Cedex Tel: (1) 64 46 23 45 Fax : (1) 64 46 06 07
- GERMANY Munich Tel: (089) 3609 06-0 Fax : (089) 3609 06-55
- ITALY Milan Tel: (02) 66040867 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- NORTH AMERICA Scotts Valley, USA Tel (408) 438 2900 Fax: (408) 438 7023.
- SOUTH EAST ASIA Singapore Tel: (65) 3827708 Fax: (65) 3828872
- SWEDEN Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- TAIWAN, ROC Taipei Tel: 886 2 5461260. Fax: 886 2 7190260
- UK, EIRE, DENMARK, FINLAND & NORWAY
- Swindon Tel: (01793) 518527/518566 Fax : (01793) 518582

These are supported by Agents and Distributors in major countries world-wide.

© GEC Plessey Semiconductors 1995 Publication No. DS4028 Issue No. 2.0 September 1995 TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.