


DOUBLE CHANNEL HIGH SIDE SOLID STATE RELAY

TYPE	$R_{DS(on)}$	I_{lim}	V_{CC}
VND600	35mΩ	25A	36 V

- DC SHORT CIRCUIT CURRENT: 25 A
- CMOS COMPATIBLE INPUTS
- PROPORTIONAL LOAD CURRENT SENSE
- UNDervoltage AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- PROTECTION AGAINST:
 - LOSS OF GROUND AND LOSS OF V_{CC}
 - REVERSE BATTERY PROTECTION (*)


DESCRIPTION

The VND600 is a monolithic device made using STMicroelectronics VIPower M0-3 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient



compatibility table). This device has two channels in high side configuration; each channel has an analog sense output on which the sensing current is proportional (according to a known ratio) to the corresponding load current. Built-in thermal shutdown and outputs current limitation protect the chip from over temperature and short circuit. Device turns off in case of ground pin disconnection.

BLOCK DIAGRAM




(*) See application schematic at page 8

VND600


ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
$-V_{CC}$	Reverse supply voltage	-0.3	V
$-I_{GND}$	DC reverse ground pin current	-200	mA
I_{OUT}	Output current	Internally limited	A
I_R	Reverse output current	-21	A
I_{IN}	Input current	+/- 10	mA
V_{ESD}	Electrostatic Discharge (Human Body Model: $R=1.5K\Omega$; $C=100pF$)		
- INPUT		4000	V
- CURRENT SENSE		2000	V
- OUTPUT		5000	V
$-V_{CC}$		5000	V
E_{MAX}	Maximum Switching Energy ($L=0.12mH$; $R_L=0\Omega$; $V_{bat}=13.5V$; $T_{jstart}=150^\circ C$; $I_L=40A$)	136	mJ
P_{tot}	Power dissipation at $T_c=25^\circ C$	8.3	W
T_j	Junction operating temperature	Internally limited	$^\circ C$
T_c	Case operating temperature	-40 to 150	$^\circ C$
T_{STG}	Storage temperature	-55 to 150	$^\circ C$

CONNECTION DIAGRAM (TOP VIEW)



CURRENT AND VOLTAGE CONVENTIONS



THERMAL DATA

Symbol	Parameter	Value	Unit
$R_{thj\text{-lead}}$	Thermal resistance junction-lead (MAX)	15	°C/W
$R_{thj\text{-amb}}$	Thermal resistance junction-ambient (MAX)	65 (*)	°C/W

(*) When mounted on a standard single-sided FR-4 board with 0.5cm^2 of Cu (at least $35\mu\text{m}$ thick). Horizontal mounting and no artificial air flow.

ELECTRICAL CHARACTERISTICS ($8\text{V} < V_{CC} < 36\text{V}$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; unless otherwise specified)

(Per each channel)

POWER

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{CC} (**)	Operating supply voltage		5.5	13	36	V
V_{USD} (**)	Undervoltage shutdown		3	4	5.5	V
V_{OV} (**)	Overvoltage shutdown		36			V
R_{ON}	On state resistance	$I_{OUT}=5\text{A}; T_j=25^\circ\text{C}$ $I_{OUT}=5\text{A}; T_j=150^\circ\text{C}$ $I_{OUT}=3\text{A}; V_{CC}=6\text{V}$			35 70 120	$\text{m}\Omega$ $\text{m}\Omega$ $\text{m}\Omega$
V_{clamp}	Clamp voltage	$I_{CC}=20\text{ mA}$ (see note 1)	41	48	55	V
I_S (**)	Supply current	Off State; $V_{CC}=13\text{V}$; $V_{IN}=V_{OUT}=0\text{V}$ Off State; $V_{CC}=13\text{V}$; $V_{IN}=V_{OUT}=0\text{V}$; $T_j=25^\circ\text{C}$ On state; $V_{IN}=5\text{V}$; $V_{CC}=13\text{V}$; $I_{OUT}=0\text{A}$; $R_{SENSE}=3.9\text{k}\Omega$		12 12	40 25 6	μA μA mA
$I_{L(off1)}$	Off state output current	$V_{IN}=V_{OUT}=0\text{V}$	0		50	μA
$I_{L(off2)}$	Off State Output Current	$V_{IN}=0\text{V}$; $V_{OUT}=3.5\text{V}$	-75		0	μA
$I_{L(off3)}$	Off State Output Current	$V_{IN}=V_{OUT}=0\text{V}$; $V_{CC}=13\text{V}$; $T_j=125^\circ\text{C}$			5	μA
$I_{L(off4)}$	Off State Output Current	$V_{IN}=V_{OUT}=0\text{V}$; $V_{CC}=13\text{V}$; $T_j=25^\circ\text{C}$			3	μA

SWITCHING ($V_{CC}=13\text{V}$)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on delay time	$R_L=2.6\Omega$ (see figure 1)		30		μs
$t_{d(off)}$	Turn-on delay time	$R_L=2.6\Omega$ (see figure 1)		30		μs
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L=2.6\Omega$ (see figure 1)		See relative diagram		$\text{V}/\mu\text{s}$
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L=2.6\Omega$ (see figure 1)		See relative diagram		$\text{V}/\mu\text{s}$

PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{lim}	DC short circuit current	$V_{CC}=13\text{V}$ $5.5\text{V} < V_{CC} < 36\text{V}$	25 70	40	70	A
T_{TSD}	Thermal shut-down temperature		150	175	200	°C
T_R	Thermal reset temperature		135			°C
T_{HYST}	Thermal hysteresis		7	15		°C
V_{demag}	Turn-off output voltage clamp	$I_{OUT}=2\text{A}$; $V_{IN}=0\text{V}$; $L=6\text{mH}$	$V_{CC}-41$	$V_{CC}-48$	$V_{CC}-55$	V
V_{ON}	Output voltage drop limitation	$I_{OUT}=0.5\text{A}$ $T_j= -40^\circ\text{C} \dots +150^\circ\text{C}$		50		mV

(**) Per device.



VND600

ELECTRICAL CHARACTERISTICS (continued)

CURRENT SENSE ($9V \leq V_{CC} \leq 16V$) (See fig. 1)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
K_1	I_{OUT}/I_{SENSE}	$I_{OUT1} \text{ or } I_{OUT2}=0.5A; V_{SENSE}=0.5V;$ other channels open; $T_j= -40^{\circ}\text{C}...150^{\circ}\text{C}$	3300	4400	6000	
dK_1/K_1	Current Sense Ratio Drift	$I_{OUT1} \text{ or } I_{OUT2}=0.5A; V_{SENSE}=0.5V;$ other channels open; $T_j= -40^{\circ}\text{C}...150^{\circ}\text{C}$	-10		+10	%
K_2	I_{OUT}/I_{SENSE}	$I_{OUT1} \text{ or } I_{OUT2}=5A; V_{SENSE}=4V;$ other channels open; $T_j=-40^{\circ}\text{C}$ $T_j=25^{\circ}\text{C}...150^{\circ}\text{C}$	4200 4400	4900 4900	6000 5750	
dK_2/K_2	Current Sense Ratio Drift	$I_{OUT1} \text{ or } I_{OUT2}=5A; V_{SENSE}=4V;$ other channels open; $T_j=-40^{\circ}\text{C}...150^{\circ}\text{C}$	-6		+6	%
K_3	I_{OUT}/I_{SENSE}	$I_{OUT1} \text{ or } I_{OUT2}=15A; V_{SENSE}=4V;$ other channels open; $T_j=-40^{\circ}\text{C}$ $T_j=25^{\circ}\text{C}...150^{\circ}\text{C}$	4200 4400	4900 4900	5500 5250	
dK_3/K_3	Current Sense Ratio Drift	$I_{OUT1} \text{ or } I_{OUT2}=15A; V_{SENSE}=4V;$ other channels open; $T_j=-40^{\circ}\text{C}...150^{\circ}\text{C}$	-6		+6	%
$V_{SENSE1,2}$	Max analog sense output voltage	$V_{CC}=5.5V; I_{OUT1,2}=2.5A; R_{SENSE}=10k\Omega$ $V_{CC}>8V, I_{OUT1,2}=5A; R_{SENSE}=10k\Omega$	2 4			V V
V_{SENSEH}	Analog sense output voltage in overtemperature condition	$V_{CC}=13V; R_{SENSE}=3.9k\Omega$		5.5		V
$R_{VSENSEH}$	Analog Sense Output Impedance in Overtemperature Condition	$V_{CC}=13V; T_j>T_{TSD}; \text{All channels Open}$		400		Ω
t_{DSENSE}	Current sense delay response	to 90% I_{SENSE} (see note 2)			500	μs

LOGIC INPUT (Channels 1,2)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IL}	Input low level voltage				1.25	V
I_{IL}	Low level input current	$V_{IN}=1.25V$	1			μA
V_{IH}	Input high level voltage		3.25			V
I_{IH}	High level input current	$V_{IN}=3.25V$			10	μA
$V_{I(hyst)}$	Input hysteresis voltage		0.5			V
V_{ICL}	Input clamp voltage	$I_{IN}=1mA$ $I_{IN}=-1mA$	6	6.8 -0.7	8	V V

Note 1: V_{clamp} and V_{OV} are correlated. Typical difference is 5V.

Note 2: current sense signal delay after positive input slope.

Note: Sense pin doesn't have to be left floating.

VND600

TRUTH TABLE (per channel)


CONDITIONS	INPUT	OUTPUT	SENSE
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V_{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overvoltage	L	L	0
	H	L	0
Short circuit to GND	L	L	0
	H	L	$(T_j < T_{TSD}) 0$
	H	L	$(T_j > T_{TSD}) V_{SENSEH}$
Short circuit to V_{CC}	L	H	0
	H	H	< Nominal
Negative output voltage clamp	L	L	0

ELECTRICAL TRANSIENT REQUIREMENTS

ISO T/R 7637/1 Test Pulse	TEST LEVELS				
	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω


ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.


Figure 1: Switching Characteristics (Resistive load $R_L=2.6\Omega$)

VND600

Figure 2: Waveforms



APPLICATION SCHEMATIC

**GND PROTECTION NETWORK AGAINST REVERSE BATTERY**

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1) R_{GND} ≤ 600mV / I_{S(on)max}.
- 2) R_{GND} ≥ (-V_{CC}) / (-I_{GND})

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when V_{CC}<0: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where I_{S(on)max} becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift (I_{S(on)max} * R_{GND}) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND}.

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor (R_{GND}=1kΩ) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (\approx 600mV) in the input thresholds and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

LOAD DUMP PROTECTION

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the

VND600

HSD I/Os (Input levels compatibility) with the latch-up limit of μ C I/Os.


$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:


$$\text{For } V_{CCpeak} = -100V \text{ and } I_{latchup} \geq 20mA; V_{OH\mu C} \geq 4.5V \\ 5k\Omega \leq R_{prot} \leq 65k\Omega.$$

Recommended R_{prot} value is $10k\Omega$.


Figure 3: I_{OUT}/I_{SENSE} versus I_{OUT}




Off State Output Current




High Level Input Current




Input Clamp Voltage




Input High Level



Input Low Level




Input Hysteresis Voltage




VND600


Overvoltage Shutdown




I_{LIM} Vs T_{case}




Turn-on Voltage Slope




Turn-off Voltage Slope




On State Resistance Vs T_{case}



On State Resistance Vs V_{CC}



SO-16L Maximum turn off current versus load inductance



A = Single Pulse at $T_{j\text{start}}=150^\circ\text{C}$

B= Repetitive pulse at $T_{j\text{start}}=100^\circ\text{C}$


C= Repetitive Pulse at $T_{j\text{start}}=125^\circ\text{C}$

Conditions:

$V_{CC}=13.5\text{V}$



Values are generated with $R_L=0\Omega$

In case of repetitive pulses, $T_{j\text{start}}$ (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.




SO-16L THERMAL DATA

SO-16L PC Board




Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 41mm x 48mm, PCB thickness=2mm, Cu thickness=35 μ m, Copper areas: 0.5cm 2 , 6cm 2).

$R_{thj-amb}$ Vs PCB copper area in open box free air condition



SO-16L Thermal Impedance Junction Ambient Single Pulse




Thermal fitting model of a double channel HSD in SO-16L

Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$


Thermal Parameter



Area/island (cm^2)	Footprint	6
R1 ($^{\circ}\text{C}/\text{W}$)	0.05	
R2 ($^{\circ}\text{C}/\text{W}$)	0.3	
R3 ($^{\circ}\text{C}/\text{W}$)	2.2	
R4 ($^{\circ}\text{C}/\text{W}$)	12	
R5 ($^{\circ}\text{C}/\text{W}$)	15	
R6 ($^{\circ}\text{C}/\text{W}$)	37	22
C1 ($\text{W.s}/^{\circ}\text{C}$)	0.001	
C2 ($\text{W.s}/^{\circ}\text{C}$)	5.00E-03	
C3 ($\text{W.s}/^{\circ}\text{C}$)	0.02	
C4 ($\text{W.s}/^{\circ}\text{C}$)	0.3	
C5 ($\text{W.s}/^{\circ}\text{C}$)	1	
C6 ($\text{W.s}/^{\circ}\text{C}$)	3	5


SO-16L MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.012
C		0.5			0.020	
c1		45° (typ.)				
D	10.1		10.5	0.397		0.413
E	10.0		10.65	0.393		0.419
e		1.27			0.050	
e3		8.89			0.350	
F	7.4		7.6	0.291		0.300
L	0.5		1.27	0.020		0.050
M			0.75			0.029
S		8° (max.)				



VND600


SO-16L TUBE SHIPMENT (no suffix)



Base Q.ty	50
Bulk Q.ty	1000
Tube length (± 0.5)	532
A	3.5
B	13.8
C (± 0.1)	0.6

All dimensions are in mm.

TAPE AND REEL SHIPMENT (suffix "13TR")






TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	16
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	12
Hole Diameter	D ($\pm 0.1/-0$)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	7.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>