

## Advance Information Supplement

|                              |  |
|------------------------------|--|
| <b>Subject:</b>              | Additional Information for VDP 313xY             |
| <b>Data Sheet Concerned:</b> | VDP 313xY<br>6251-519-1AI, Edition Feb. 24, 2000 |
| <b>Supplement:</b>           | No. 1/ 6251-519-1AIS                             |
| <b>Edition:</b>              | Jan. 30, 2001                                    |

**1. VDP 313xY-B2** **14.11.2000**

The VDP 313xY-B2 is hardware and software compatible to VDP 313xY-B1. Problems 5-10 have been corrected in this version.

**1.1. New Features in Version B2:**

Separate sync signals (HS/VS) can be output by switching the function of the CSY pin to horizontal sync output.

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function  | Default | Name |
|------------------------------|----------------|------|---|---------|------|
| h'10                         | 8              | w/r  | Sync output<br>bit[5:0] reserved (set to 0)<br>bit[7:6] function of CSY pin<br>00 composite sync signal output<br>01 25 Hz output (field1/field2 signal)<br>10 horizontal sync signal output<br>11 1 MHz horizontal drive clock | 0       | CSYM |

The INTLC pin can be forced to static high or low (depending on the defined INTLC inversion)

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function   | Default | Name   |
|------------------------------|----------------|------|--|---------|--|
| h'9D                         | 8              | w/r  | sync output control<br>bit[0] invert INTLC<br>bit[1] disable INTLC (tristateINTLC output)<br>bit[2] invert VS<br>bit[3] disable VS<br>bit[4] disable CSY<br>bit[5] force INTLC to polarity defined in 'INTLCINV' | 0       | SYCTRL<br>INTLCINV<br>INTLCDIS<br>VSINV<br>VSDIS<br>CSYDIS<br>INTLCFRC |

The gain of the CR and CB components can be adjusted independently by enabling an additional attenuation of CR.

| <b>FP Sub-address</b> | <b>Function</b>   | <b>Default</b> | <b>Name</b>          |
|-----------------------|---|----------------|----------------------|
| h'17A                 | bit[10:0] 0..2047 CR-attenuation<br>bit[11] 0/1 disable/enable CR-attenuation | 1591<br>0      | CR_ATT<br>CR_ATT_ENA |

If not used, the second A/D converter for chrominance inputs can be disabled.

| <b>FP Sub-address</b> | <b>Function</b>   | <b>Default</b> | <b>Name</b> |
|-----------------------|---|----------------|-------------|
| h'39                  | bit[10:0] 0..2047 amplitude killer level (0:killer disabled)<br>bit[11] 0/1 disable/enable chroma ADC | 25<br>0        | KILVL       |

To allow the implementation of a peak white limiter as a function of the beamcurrent (with an external controller), the beamcurrent reduction value is averaged and stored in a new status register:

| <b>FP Sub-address</b> | <b>Function</b>                                       | <b>Default</b> | <b>Name</b> |
|-----------------------|---|----------------|-------------|
| h'60                  | bit[9:0] latched multiplier for beamcurrent reduction | 0              | BCL_LAT     |

**2. VDP 313xY-B1**

05.06.2000

**2.1. Differences between VDP 313xY-B1 and VDP 313xY-A0:****2.1.1. Horizontal Deflection**

The new mode for horizontal deflection is now fully functional. From now on we recommend to use this new mode only (set I<sup>2</sup>C register h'10, bit[0] to 0!). The horizontal phase adjustment is different as in VDPB as the display timing is no longer coupled to the horizontal flyback (and PLL3) but derived directly from PLL2.

The new procedure for phase adjustment is as follows:

1. With HDRV the duration of the horizontal drive pulse has to be adjusted
2. With POFS2 the delay between input video and display timing (e.g. clamping pulse for analog RGB) has to be adjusted
3. With CSYDEL the delay between video and analog RGB (OSD) has to be adjusted.
4. With CSYDEL and HPOS the horizontal position of both, the digital and analog RGB signal (from SCART) relative to the clamping pulse has to be adjusted to the correct position, e.g. the pedestal of the generator signal.
5. With POFS3 the position of horizontal drive/flyback relative to RGB has to be adjusted
6. With NEWLIN the position of a scaled video picture can be adjusted (left, middle, center, etc; versions with panorama scaler only).
7. With HBST and HBSO, the start and stop values for the horizontal blanking have to be adjusted.

**2.1.2. Chroma Format**

The default chroma format has been adapted so that the selected format after reset is already correct. An additional initialization is no longer necessary. Leave bit[7:3] of h'14 to zero.

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function   | Default | Name |
|------------------------------|----------------|------|--|---------|------|
| h'14                         | 8              | w/r  | luma/chroma matching delay<br>bit[2:0] -3...3 variable chroma delay<br>bit[7:3] reserved, set to 0 | 0<br>0  | LDB  |

**2.1.3. Black Level Expander**

The stop position of the measurement window of the black level expander is now programmable also. It depends directly from the start position (symmetrical window) and the vertical standard. The vertical standard is selected with bit[8] of h'73.

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function  | Default | Name                |
|------------------------------|----------------|------|---|---------|---------------------|
| h'73                         | 9              | w v  | black level expander measurement (not in version A0!)<br>bit[7:0] 0..255 vstart<br>bit[8] 0/1 50/60 Hz measurement windowlength<br>start line = vstart; stop line = 336/283 - vstart (or vertical sync) | 15<br>0 | BLE3<br>BVST<br>BWL |

### 2.1.4. CSY/VS/INTLC Output

The sync outputs can be disabled/inverted with the SYCTRL register.

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function  | Default | Name   |
|------------------------------|----------------|------|---|---------|--|
| h'9D                         | 8              | w/r  | sync output control<br>bit[0] invert INTLC<br>bit[1] disable INTLC (tristate INTLC output)<br>bit[2] invert VS<br>bit[3] disable VS<br>bit[4] disable CSY | 0       | SYCTRL<br>INTLCINV<br>INTLCDIS<br>VSINV<br>VSDIS<br>CSYDIS |

### 2.1.5. Hardware ID

The definition of the following register is new:

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function   | Default   | Name |
|------------------------------|----------------|------|--|-----------|------|
| h'9F                         | 16             | r    | Hardware version number (not in version A0)<br>bit[7:0] hardware id (A3 = h'13, B1 = h'21 a.s.o.)<br>bit[15:8] product code VDP 31xx Y<br>(e.g. h'32 for VDP 3132 Y) | read only | HWID |

## 2.2. Remaining Problems of VDP 313xY-B1

07.06.2000

| No. | Problem                   | Description  | Comment  | OK |
|-----|---------------------------|--|--|----|
| 5.  | Sync slicer               | performance of vertical sync slicer not sufficient                         | firmware redesign B2   | B2 |
| 6.  | TINT phase                | TINT phase inverted in YCrCb mode (NTSC only).                             | hardware redesign B2<br>workaround: check version and invert TINT value for B1 | B2 |
| 7.  | CSY output                | delay with register CSYDEL not yet available; position shifted by 1/2 line | will be corrected in B2  | B2 |
| 8.  | no HOUT during reset      | HOUT disabled during reset   | will be corrected in B2  | B2 |
| 9.  | Scaler bypass after reset | sometimes, the IC comes up with enabled scaler bypass                      | will be corrected in B2  | B2 |
| 10. | no luma lowpass filter    | luma lowpass filter is disabled  | will be corrected in B2  | B2 |

**3. VDP 313xY-A0**

02.05.2000

**3.1. Differences between VDP 313xY-A0 and VDP 31xxB****3.1.1. Features**

- YCrCb input added
- automatic standard recognition added
- detection of Macrovision signals added
- angle and bow correction added
- no digital RGB interface for TPU 3050
- no standby mode and CLK5 output

**3.1.2. Pinning**

- CLK5 and VSTBY replaced by Cb and Cr/CIN2 inputs
- PR0 replaced by VSUPD
- PR1/2 replaced by PORT0/1
- HCS and FSY no longer multiplexe with PORT0/1
- GNDV replaced by VERTQ
- 3.3 V digital supply voltage (VSUPD)

**3.1.3. Controlling**

The I<sup>2</sup>C addresses of the following registers have been changed:

| New I <sup>2</sup> C Sub-address | Old I <sup>2</sup> C Sub-address | Function   | Default  | Name           |
|----------------------------------|----------------------------------|--|----------|----------------|
| <b>SCAN VELOCITY MODULATION</b>  |                                  |  |          |                |
| h'5A                             | h'62                             | video mode coefficients<br>bit[5:0] gain1<br>bit[8:6] differentiator delay 1 (0 = filter off, 1...6 = delay)                       | 60<br>4  | SVG1<br>SVD1   |
| h'56                             | h'5E                             | text mode coefficients<br>bit[5:0] gain 2<br>bit[8:6] differentiator delay 2 (0 = filter off, 1...6 = delay)                       | 60<br>4  | SVG2<br>SVD2   |
| h'52                             | h'5A                             | limiter<br>bit[6:0] limit value<br>bit[8:5] not used, set to "0"   | 100<br>0 | SVLIM          |
| h'4E                             | h'56                             | delay and coring<br>bit[3:0] adjustable delay, in 1/2 display clock steps,<br>bit[7:4] coring value<br>bit[8] not used, set to "0" | 7<br>0   | SVDEL<br>SVCOR |

| New I <sup>2</sup> C Sub-address                      | Old I <sup>2</sup> C Sub-address | Function   | Default     | Name                    |
|---|----------------------------------|--|-------------|-------------------------|
| <b>DISPLAY CONTROLS &amp; CHROMINANCE IMPROVEMENT</b> |                                  |  |             |                         |
| h'4A  | h'52                             | cutoff Red   | 0           | CR                      |
| h'46  | h'4E                             | cutoff Green   | 0           | CG                      |
| h'42  | h'4A                             | cutoff Blue  | 0           | CB                      |
| h'5E  | h'66                             | digital transient improvement<br>bit[3:0] 0..15 coring value<br>bit[7:4] 0..15 DTI gain<br>bit[8] 0/1 narrow/wide bandwidth mode                       | 1<br>5<br>1 | DTICO<br>DTIGA<br>DTIMO |
| <b>HORIZONTAL DEFLECTION</b>                          |                                  |  |             |                         |
| h'6E  | h'7A                             | adjustable delay of PLL2, clamping, and blanking (relative to front sync);<br>adjust clamping pulse for analog RGB input<br>bit[8:0] -256..+255 ± 8 µs | -141        | POFS2                   |
| h'72  | h'76                             | adjustable delay of flyback, main sync, csync and analog RGB (relative to PLL2); adjust horizontal drive or csync<br>bit[8:0] -256..+255 ± 8 µs        | 0           | POFS3                   |
| h'62  | h'6A                             | PLL2/3 filter coefficients, 1of5 bit code (n+ set bit number)<br>bit[5:0] proportional coefficient PLL3, 2 <sup>-n-1</sup>                             | 2           | PKP3                    |
| h'66  | h'6E                             | bit[5:0] proportional coefficient PLL2, 2 <sup>-n-1</sup>  | 1           | PKP2                    |
| h'6A  | h'72                             | bit[5:0] integral coefficient PLL2, 2 <sup>-n-5</sup>  | 2           | PKI2                    |

The definition of the following register has been changed or is new:

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function  | Default | Name                |
|------------------------------|----------------|------|---|---------|---------------------|
| h'14                         | 8              | w/r  | luma/chroma matching delay<br>bit[2:0] -3...3 variable chroma delay<br>bit[7:3] reserved, set to 0  | 0<br>0  | LDB                 |
| h'73                         | 9              | w v  | black level expander measurement (not in version A0!)<br>bit[7:0] 0..255 vstart<br>bit[8] 0/1 50/60 Hz measurement windowlength<br>start line = vstart; stop line = 336/283 – vstart (or vertical sync) | 15<br>0 | BLE3<br>BVST<br>BWL |
| h'76                         | 9              | w v  | linear term of angle & bow correction<br>bit[8:0] -256..+255 ± 500 ns   | 0       | ANGLE               |
| h'7a                         | 9              | w v  | quadratic term of angle & bow correction<br>bit[8:0] -256..+255 ± 500 ns  | 0       | BOW                 |
| h'6e                         | 9              | w v  | adjustable delay of PLL2, clamping, and blanking (relative to front sync)<br>bit[8:0] -256..+255 ± 8 µs   | -141    | POFS2               |
| h'72                         | 9              | w v  | adjustable delay of horizontal drive & flyback (relative to PLL2)<br>bit[8:0] -256..+255 ± 8 µs   | 0       | POFS3               |

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function  | Default | Name   |
|------------------------------|----------------|------|---|---------|--------|
| h'7e                         | 9              | w v  | adjustable delay of main sync (relative to PLL2)<br>adjust horizontal position for digital picture<br>bit[8:0] 20 steps =1 µs | 120     | HPOS   |
| h'9e                         | 8              | w/r  | delay of CSY output (relative to PLL2)<br>bit[7:0] -128..127 ± 8 µs   | 0       | CSYDEL |

| FP Sub-address | Function   |  |  |  | Default | Name       |
|----------------|--|--|--|--|---------|------------|
| h'148          | Enable automatic standard recognition (ASR)<br>bit[0] 0/1 PAL B,G,H,I (50 Hz) 4.433618<br>bit[1] 0/1 NTSC M (60 Hz) 3.579545<br>bit[2] 0/1 SECAM (50 Hz) 4.286<br>bit[3] 0/1 NTSC44 (60 Hz) 4.433618<br>bit[4] 0/1 PAL M (60 Hz) 3.575611<br>bit[5] 0/1 PAL N (50 Hz) 3.582056<br>bit[6] 0/1 PAL 60 (60 Hz) 4.433618<br>bit[10:7] reserved set to 0<br>bit[11] 1 reset status information 'switch' in asr_status (cleared automatically)<br>0: disable recognition; 1: enable recognition<br>Note: For correct operation don't change FP reg. 20h and 21h, while ASR is enabled!   |  |  |  | 0       | ASR_ENA    |
| h'14E          | Status of automatic standard recognition<br>bit[0] 1 error of the vertical standard (neither 50 nor 60 Hz)<br>bit[1] 1 detected standard is disabled<br>bit[2] 1 search active<br>bit[3] 1 search terminated, but failed<br>bit[4] 1 no color found<br>bit[5] 1 standard has been switched (since last reset of this flag with bit[11] of asr_enable)<br>bit[4:0] 00000 all ok<br>00001 search not started, because vwin error detected (no input or SECAM L)<br>00010 search not started, because detected vert. standard not enabled<br>0x1x0 search started and still active<br>01x00 search failed (found standard not correct)<br>01x10 search failed, (detected color standard not enabled)<br>10000 no color found (monochrome input or switch betw. CVBS/SVHS necessary) |  |  |  | 0       | ASR_STATUS |

| FP Sub-address | Function  | Default   | Name       |
|----------------|---|-----------|------------|
| h'2F           | <p>YC<sub>R</sub>C<sub>B</sub> mode control register</p> <p>bit[6:0] reserved (set to 0)</p> <p>bit[7] 1 ADC over-/underflow<br/>(has to be reset after read if used)</p> <p>bit[8] 0 disable YC<sub>R</sub>C<sub>B</sub><br/>1 enable YC<sub>R</sub>C<sub>B</sub></p> <p>bit[9] ADC range<br/>0 nominal input amplitude (<math>\pm 350</math> mV)<br/>1 extented input amplitude (<math>\pm 500</math> mV)</p> <p>bit[11:10] reserved (set to 0)</p> <p>Note: Activate the YC<sub>R</sub>C<sub>B</sub> mode by<br/>           - enabling YC<sub>R</sub>C<sub>B</sub><br/>           - selecting simple PAL or NTSC M, svhs=1,<br/>               comb=0 in the std register<br/>           - setting cbw=2 in the insel register</p> | 0         | YCRCB      |
| h'30           | <p>Saturation control</p> <p>bit[11:0] 0...4094 (2070 corresponds to 100% saturation)<br/>4095 disabled (test mode only)</p>  | 2070      | ACC_SAT    |
| h'B5           | <p>crystal oscillator line-locked mode, autolock feature. If autolock is enabled, crystal oscillator locking is started automatically.</p> <p>bit[11:0] threshold; 0: autolock off</p>  | 400       | AUTOLOCK   |
| h'14           | input noise level   | read only | NOISE      |
| h'36           | measured burst amplitude  | read only | BAMPL      |
| h'170          | <p>status of macrovision detection</p> <p>bit[0] AGC pulse detected</p> <p>bit[1] pseudo sync detected</p>  | read only | MCV_STATUS |
| h'171          | bit[11:0] first line of macrovision detection window  | 6         | MCV_START  |
| h'172          | bit[11:0] last line of macrovision detection window   | 15        | MCV_STOP   |

**3.2. Remaining Problems for VDP 313xY-A0**

24.02.2000

| No. | Problem                   | Description  | Comment   | OK |
|-----|---------------------------|--|---|----|
| 1.  | Clamping of Cr/Cb input   | Wrong internal synchronization. Clamping depends on result of hpll setup | hardware redesign B1 workaround (for evaluation only): perform several standard setups until clamping is ok (only for PAL; DVCO locked) | B1 |
| 2.  | no VERTQ output           | VERTQ output disabled  | hardware redesign B1  | B1 |
| 3.  | Cr/Cb swap                | swap of Cr/Cb in YCrCb mode (NTSC only)                                  | hardware redesign B1  | B1 |
| 4.  | jitter in hor. deflection | wrong display clock shift; angle & bow not functional                    | hardware redesign B1 workaround: set h'10, bit[0] to 1 (old horizontal deflection mode)   | B1 |
| 5.  | sync slicer               | performance of vertical sync slicer not sufficient                       | firmware redesign B1  |    |

**4. Data Sheet Errata VDP 313xY (for Advance Information: Edition Aug. 15, 2000; 6251-519-1AI)**

The definition of the following registers is missing or incorrect:

Default values of Table 2-4 on page 30 are defined as decimal values.

**Table 2-4: I<sup>2</sup>C control and status registers of the video frontend**

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function  | Default | Name   |
|------------------------------|----------------|------|---|---------|--------|
| <b>Miscellaneous</b>         |                |      |   |         |        |
| h'22                         | 16             | w/r  | NEWLINE<br>(available for versions with panorama scaler only):<br>bit[10:0]      NEWLINE register<br>This register defines the readout start of the next line in respect to the value of the sync counter.<br>bit[15:11]      reserved (set to 0) | 50      | NEWLIN |

**Table 2-5: I<sup>2</sup>C control and status registers of the video backend**  
 (Registers are set to '0' at reset, default values are recommendations)

| I <sup>2</sup> C Sub-address            | Number of Bits | Mode | Function   | Default | Name                |
|---|----------------|------|--|---------|---------------------|
| <b>Luminance Channel</b>                |                |      |  |         |                     |
| h'73                                    | 9              | w v  | black level expander measurement<br>bit[7:0] 0..255    vstart<br>bit[8] 0/1      50/60 Hz measurement windowlength<br>start line = vstart<br>stop line = 336/283 – vstart (or vertical sync) | 15<br>0 | BLE3<br>BVST<br>BWL |
| <b>Horizontal Deflection and Timing</b> |                |      |  |         |                     |
| h'76                                    | 9              | w v  | linear term of angle & bow correction<br>bit[8:0] –256..+255 ( $\pm 500$ ns)   | 0       | ANGLE               |
| h'7A                                    | 9              | w v  | quadratic term of angle & bow correction<br>bit[8:0] –256..+255 ( $\pm 500$ ns)  | 0       | BOW                 |
| h'6E                                    | 9              | w v  | adjustable delay of PLL2, clamping, and blanking (relative to front sync)<br>bit[8:0] –256..+255 ( $\pm 8 \mu s$ )   | -141    | POFS2               |
| h'72                                    | 9              | w v  | adjustable delay of horizontal drive & flyback (relative to PLL2)<br>bit[8:0] –256..+255 ( $\pm 8 \mu s$ )   | 0       | POFS3               |

**Table 2–5:** I<sup>2</sup>C control and status registers of the video backend  
 (Registers are set to '0' at reset, default values are recommendations)

| I <sup>2</sup> C Sub-address | Number of Bits | Mode | Function   | Default | Name   |
|------------------------------|----------------|------|--|---------|--|
| h'9D                         | 8              | w/r  | sync output control<br>bit[0] invert INTLC<br>bit[1] disable INTLC (tristateINTLC output)<br>bit[2] invert VS<br>bit[3] disable VS<br>bit[4] disable CSY<br>bit[5] force INTLC to polarity defined in 'INTLCINV'<br> | 0       | SYCTRL<br>INTLCINV<br>INTLCDIS<br>VSINV<br>VSDIS<br>CSYDIS<br>INTLCFRC |
| <b>Hardware ID</b>           |                |      |  |         |  |
| h'1F                         | 8              | w/r  | bit[2:0] reserved, set to zero<br>bit[3] 1 tristate CLK20<br>bit[4] 1 force CLK20 to low<br>bit[5] 1 force CLK20 to high<br>bit[7:6] reserved  |         | CLK20  |

**Table 2–6:** Control Registers of the Fast Processor for control of the video frontend functions  
 –default values are initialized at reset

| FP Sub-address     | Function   | Default                         | Name  |
|--------------------|--|---------------------------------|---|
| <b>Comb Filter</b> |  |                                 |   |
| h'27               | comb filter control register<br>bit[0] 0 comb coefficients are calculated for luma/chroma<br>1 comb coefficients for luma are used for luma and chroma<br>bit[1] 0 luma comb strength depends on signal amplitude<br>1 luma comb strength is independent of amplitude<br>bit[2] 0 reduced comb booster<br>1 max comb booster<br>bit[4:3] 0..3 comb strength for chroma signal<br>bit[6:5] 0..3 comb strength for luma signal<br>bit[11:7] 0..31 overall limitation of the calculated comb coefficients<br>0 no limitation<br>31 max limitation (1/2) | 0<br>0<br>0<br>1<br>3<br>2<br>0 | CMB_UC<br>CC<br>DAA<br>KB<br>KC<br>KY<br>CLIM |

**Table 2–6:** Control Registers of the Fast Processor for control of the video frontend functions  
–default values are initialized at reset

| FP Sub-address            | Function   | Default | Name   |
|---------------------------|--|---------|--|
| <b>Standard Selection</b> |  |         |  |
| h'2F                      | <p>YC<sub>R</sub>C<sub>B</sub> mode control register</p> <p>bit[6:0] reserved (set to 0)</p> <p>bit[7] 1 clipping due to ADC over-/underflow<br/>(has to be reset after read if used)</p> <p>bit[8] 0 disable YC<sub>R</sub>C<sub>B</sub><br/>1 enable YC<sub>R</sub>C<sub>B</sub></p> <p>bit[9] ADC range<br/>0 nominal input amplitude (<math>\pm 350</math> mV)<br/>1 extented input amplitude (<math>\pm 500</math> mV)</p> <p>bit[11:10] reserved (set to 0)</p> <p>Note: Activate the YC<sub>R</sub>C<sub>B</sub> mode by<br/>           - enabling YC<sub>R</sub>C<sub>B</sub><br/>           - selecting simple PAL or NTSC M, svhs=1, comb=0 in the std register<br/>           - setting cbw=2 in the insel register</p> | 0       | YCRCB<br><br>ADCCLIP<br><br>YCRCB_EN<br><br>ADCR |

**Table 2–8:** Control registers of the Fast Processor for control of the video backend functions  
–default values are initialized at reset

| FP Sub-address                                 | Function   | Default | Name  |
|--|--|---------|-------|
| <b>FP Display Control Register, Deflection</b> |  |         |       |
| h'10F  | EHT compensation east/west gain coefficient<br>–512...511 (sign extension to 12 bit) | 0       | EHTEW |