

# **CMOS 1.8 Volt Single-Chip 8 Bit Microcontroller**

### **Description**

TEMIC's 80C31 and 80C51 are high performance SCMOS versions of the 8051 NMOS single chip 8 bit µC.

The fully static design of the TEMIC TSC80CL31/TSC80CL51 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The TSC80CL51 retains all the features of the  $8051:4~\rm K$  bytes of ROM; 128 bytes of RAM; 32 I/O lines; two 16 bit timers; a 5-source, 2-level interrupt structure; a full duplex serial port; and on-chip oscillator and clock circuits.

The TSC80CL51 is a general purpose microcontroller especially suited for battery–powered applications. This very low voltage version fits in all applications using two battery cells.

In addition, the TSC80CL51 has two software-selectable modes of reduced activity for further reduction in power consumption. In the Idle Mode the CPU is frozen while the RAM, the timers, the serial port, and the interrupt system continue to function. In the Power Down Mode the RAM is saved and all other functions are inoperative.

The TSC80CL31 is identical to the TSC80CL51 except that it has no on-chip ROM.

TEMIC's TSC80CL31/TSC80CL51 are manufactured using SCMOS process which allows them to run from 0 up to 4 MHz with VCC = 1.8 V.

#### **Available Products**

• Very Low Voltage version Vcc: 1.8-5.5 V Freq: 0-4 MHz

- TSC80CL31-V4: ROMless version
- TSC80CL51-V4: 4K x 8 Mask ROM version

#### **Features**

- Power control modes
- 128 bytes of RAM
- 4 K bytes of ROM (TSC80CL51)
- 32 programmable I/O lines
- Two 16 bit timer/counter
- 64 K program memory space
- 64 K data memory space

- Fully static design
- 0.8 µm CMOS process
- Boolean processor
- 5 interrupt sources
- Programmable serial port
- Temperature range : commercial

### **Optional**

- Secret ROM : Encryption
- Secret TAG : Identification number



### Interface

Figure 1. Block Diagram





Figure 2. Pin Configuration



Diagrams are for reference only. Packages sizes are not to scale.



### **Pin Description**

#### **VSS**

Circuit ground potential.

#### **VCC**

Supply voltage during normal, Idle, and Power Down operation.

#### Port 0

Port 0 is an 8 bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's. Port 0 also outputs the code bytes during program verification in the TSC80CL51. External pullups are required during program verification. Port 0 can sink eight LS TTL inputs.

#### Port 1

Port 1 is an 8 bit bi-directional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address byte during program verification. In the TSC80CL51, Port 1 can sink or source three LS TTL inputs. It can drive CMOS inputs without external pullups.

#### Port 2

Port 2 is an 8 bit bi-directional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (ILL, on the data sheet) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16 bit addresses (MOVX @DPTR). In this application, it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8 bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

It also receives the high-order address bits and control signals during program verification in the TSC80CL51. Port 2 can sink or source three LS TTL inputs. It can drive CMOS inputs without external pullups.

#### Port 3

Port 3 is an 8 bit bi-directional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (ILL, on the data sheet) because of the pullups. It also serves the functions of various special features of the TEMIC 51 Family, as listed below.

Port Pin	<b>Alternate Function</b>
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	TD (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external Data Memory write strobe)
P3.7	RD (external Data Memory read strobe)

Port 3 can sink or source three LS TTL inputs. It can drive CMOS inputs without external pullups.

#### **RST**

A high level on this for two machine cycles while the oscillator is running resets the device. An internal pull-down resistor permits Power-On reset using only a capacitor connected to  $V_{CC}$ . As soon as the Reset is applied (Vin), PORT 1, 2 and 3 are tied to one. This operation is achieved asynchronously even if the oscillator does not start-up.

#### **ALE**

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

If desired, ALE operation can be disabled by setting bit 0 of SFR location AFh (MSCON). With the bit set, ALE is active only during MOVX instruction and external fetches. Otherwise the pin is pulled low. MSCON SFR is set to XXXXXXXX0 by reset.

#### **PSEN**

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Program Memory. PSEN can sink or source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

#### $\overline{\mathbf{E}\mathbf{A}}$


When EA is held high, the CPU executes out of internal Program Memory (unless the Program Counter exceeds 3 FFFH). When EA is held low, the CPU executes only out of external Program Memory. EA must not be floated.

### **Idle And Power Down Operation**

Figure 3. shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. Idle mode operation allows the interrupt, serial port, and timer blocks to continue to function, while the clock to the CPU is gated off.

These special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.

Figure 3. Idle and Power Down Hardware.



#### **Idle Mode**

The instruction that sets PCON.0 is the last instruction executed before the Idle mode is activated. Once in the Idle mode the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during idle. Table 1 describes the status of the external pins during Idle mode.

#### XTAL1

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.

#### XTAL2

Output of the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator is used.

PCON: Power Control Register

(MSB)							(LSB)
SMOD	-	-	-	GF1	GF0	PD	IDL

Symbol	Position	Name and Function
SMOD	PCON.7	Double Baud rate bit. When set to a 1, the baud rate is doubled when the serial port is being used in either modes 1, 2 or 3.
_	PCON.6	(Reserved)
_	PCON.5	(Reserved)
_	PCON.4	(Reserved)
GF1	PCON.3	General-purpose flag bit.
GF0	PCON.2	General-purpose flag bit.
PD	PCON.1	Power Down bit. Setting this bit activates power down operation.
IDL	PCON.0	Idle mode bit. Setting this bit activates idle mode operation.

If 1's are written to PD and IDL at the same time. PD takes, precedence. The reset value of PCON is (000X0000).

There are three ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following the instruction that wrote 1 to PCON.0.



The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the Idle mode is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

#### **Power Down Mode**

The instruction that sets PCON.1 is the last executed prior to entering power down. Once in power down, the oscillator is stopped. The contents of the onchip RAM and the Special Function Register is saved during power down mode. The hardware reset initiates the Special Function Register. In the Power Down mode, VCC may be lowered to mi-nimize circuit power consumption. Care must be taken to ensure the voltage is not reduced until the power down mode is entered, and that the voltage is restored before the hardware reset is applied which freezes the oscillator. Reset should not be released until the oscillator has restarted and stabilized. A hardware reset is the only way of exiting the power down mode.

Table 1 describes the status of the external pins while in the power down mode. It should be noted that if the power down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a 1, the port pin is held high during the power down mode by the strong pullup, T1, shown in Figure 4.

Table 1: Status of the external pins during idle and power down modes.

MODE	PROGRAM MEMORY	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data


#### **Stop Clock Mode**

Due to static design, the TEMIC TSC80CL31/C51 clock speed can be reduced until 0 MHz without any data loss in memory or registers. This mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value. At 0 MHz, the power consumption is the same as in the Power Down Mode.

#### I/O Ports

The I/O buffers for Ports 1, 2 and 3 are implemented as shown in Figure 4.

Figure 4. I/O Buffers in the TSC80CL51 (Ports 1, 2, 3).



# TEMIC

# TSC80CL31/TSC80CL51


When the port latch contains a 0, all pFETS in Figure 4. are off while the nFET is turned on. When the port latch makes a 0-to-1 transition, the nFET turns off. The strong pFET, T1, turns on for two oscillator periods, pulling the output high very rapidly. As the output line is drawn high, pFET T3 turns on through the inverter to supply the IOH source current. This inverter and T form a latch which holds the 1 and is supported by T2.

When Port 2 is used as an address port, for access to external program of data memory, any address bit that contains a 1 will have his strong pullup turned on for the entire duration of the external memory access.

#### **Oscillator Characteristics**

XTAL1 and XTAL2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in Figure 5. Either a quartz crystal or ceramic resonator may be used.


Figure 5. Crystal Oscillator.



When an I/O pin son Ports 1, 2, or 3 is used as an input, the user should be aware that the external circuit must sink current during the logical 1-to-0 transition. The maximum sink current is specified as ITL under the D.C. Specifications. When the input goes below approximately 2 V, T3 turns off to save ICC current. Note, when returning to a logical 1, T2 is the only internal pullup that is on. This will result in a slow rise time if the user's circuit does not force the input line high.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in Figure 6. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.

Figure 6. External Drive Configuration.





#### TSC80CL51 with Secret ROM

TEMIC offers TSC80CL51 with the encrypted secret ROM option to secure the ROM code contained in the TSC80CL51 microcontrollers.

The clear reading of the program contained in the ROM is made impossible due to an encryption through several random keys implemented during the manufacturing process.

The keys used to do such encryption are selected randomwise and are definitely different from one microcontroller to another.

This encryption is activated during the following phases:

#### TSC80CL51 with Secret TAG

TEMIC offers special 64-bit identifier called "SECRET TAG" on the microcontroller chip.

The Secret Tag option is available on both ROMless and masked microcontrollers.

The Secret Tag feature allows serialization of each microcontroller for identification of a specific equipment. A unique number per device is implemented in the chip during manufacturing process. The serial number is a 64-bit binary value which is contained and addressable in the Special Function Registers (SFR) area.

- Everytime a byte is addressed during a verify of the ROM content, a byte of the encryption array is selected.
- MOVC instructions executed from external program memory are disabled when fetching code bytes from internal memory.
- EA is sampled and latched on reset, thus all state modification are disabled.

For further information please refer to the application note (ANM053) available upon request.

This Secret Tag option can be read-out by a software routine and thus enables the user to do an individual identity check per device. This routine is implemented inside the microcontroller ROM memory in case of masked version which can be kept secret (and then the value of the Secret Tag also) by using a ROM Encryption.

For further information, please refer to the application note (ANM031) available upon request.



#### **Electrical Characteristics**

#### **Absolute Maximum Ratings\***

the thermal resistance of the package

#### 

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

#### **DC Characteristics : Very Low Voltage Version**

TA = 0°C to 70°C; Vcc = 1.8 V to 5.5 V; Vss = 0 V; F = 0 to 4 MHz

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	- 0.5	0.2 V <sub>CC</sub> – 0.1	V	
VIH	Input High Voltage (Except XTAL and RST)	0.2 V <sub>CC</sub> + 1.4	V <sub>CC</sub> + 0.5	V	
VIH2	Input High Voltage to RST for Reset	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
VIH1	Input High Voltage to XTAL1	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
VPD	Power Down Voltage to Vcc in PD Mode	1.8	5.5	V	
VOL	Output Low Voltage (Ports 1, 2, 3)		0.45	V	IOL = 0.8 mA (2)
VOL1	Output Low Voltage Port 0, ALE, PSEN		0.45	V	IOL = 1.6 mA (2)
VOH	Output High Voltage (Port 1, 2 and 3)	0.9 Vcc		V	IOH = – 10 μA
VOH1	Output High Voltage (Port 0 in External Bus Mode), ALE, PSEN	0.9 Vcc		V	$IOH = -40 \mu A$
IIL	Logical 0 Input Current Ports 1, 2, 3		- 50	μΑ	Vin = 0.45 V
ILI	Input Leakage Current		± 10	μΑ	0.45 < Vin < V <sub>CC</sub>
ITL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 650	μΑ	Vin = 2.0 V
IPD	Power Down Current		10 50	μΑ μΑ	V <sub>CC</sub> = 1.8 V to 2.2 V (1) V <sub>CC</sub> = 2.2 V to 5.5 V (1)
RRST	RST Pulldown Resistor	50	200	kΩ	
CIO	Capacitance of I/O Buffer		10	pF	$fc = 1 \text{ MHz}, T_A = 25^{\circ}\text{C}$

#### Maximum Icc (mA)

	Operating (1)				Idle	e (1)		
Frequency/Vcc	1.8 V	2.2 V	3.3 V	5.5 V	1.8 V	2.2 V	3.3 V	5.5 V
32 KHz	60 μΑ	80 μΑ	200 μΑ	400 μΑ	25 μΑ	30 μΑ		
455 KHz	200 μΑ	250 μΑ	350 μΑ	1 mA	50 μΑ	75 μΑ	150 μΑ	400 μΑ
3.58 MHz	1.5 mA	2 mA	3 mA	6 mA	300 μΑ	500 μΑ	1 mA	2.5 mA
4 MHz	2 mA	2.5 mA	3.5 mA	7 mA	400 μΑ	600 μΑ	1.2 mA	3 mA

<sup>\*</sup> Notice



**Note 1 :** ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + 0.5 V, VIH = VCC - 0.5 V; XTAL2 N.C.; EA = RST = Port 0 = VCC. ICC would be slighty higher if a crystal oscillator used.

Idle ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + 0.5 V, VIH = VCC - 0.5 V; XTAL2 N.C; Port 0 = VCC; EA = RST = VSS.

Power Down ICC is measured with all output pins disconnected;  $EA = PORT \ 0 = VCC$ ;  $XTAL2 \ N.C.$ ; RST = VSS.

**Note 2 :** Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLS of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operations. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45 V with maxi VOL peak 0.6 V. A Schmitt Trigger use is not necessary.

Figure 7. ICC Test Condition, Idle Mode.
All other pins are disconnected.




Figure 8. ICC Test Condition, Active Mode.
All other pins are disconnected.




Figure 9. ICC Test Condition, Power Down Mode.
All other pins are disconnected.





Figure 10. Clock Signal Waveform for ICC Tests in Active and Idle Modes. TCLCH = TCHCL = 5 ns.



#### **Explanation of the AC Symbol**

10

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example:

TAVLL = Time for Address Valid to ALE low.

TLLPL = Time for ALE low to  $\overline{PSEN}$  low.



A: Address. Q: Output data.
C: Clock. R: READ signal.
D: Input data. T: Time.
H: Logic level HIGH V: Valid.
I: Instruction (program memory contents). W: WRITE signal.
L: Logic level LOW, or ALE. X: No longer a valid logic level.

#### **AC Parameters**

P: PSEN.


 $TA = 0 \ to \ +70 ^{\circ}C \ ; \ Vss = 0 \ V \ ; \ 1.8 \ V < Vcc < 5.5 \ V \ ; \ F = 0 \ to \ 4 \ MHz$  (Load Capacitance for PORT 0, ALE and PSEN = 100 pF ; Load Capacitance for all other outputs = 80 pF)

Z : Float.

#### **External Program Memory Characteristics (values in ns)**

		4 M	IHz
SYMBOL	PARAMETER	min	max
TLHLL	ALE Pulse Width	460	
TAVLL	Address valid to ALE	210	
TLLAX	Address Hold After ALE	220	
TLLIV	ALE to valid instr in		900
TLLPL	ALE to PSEN	220	
TPLPH	PSEN pulse Width	705	
TPLIV	PSEN to valid instr in		650
TPXIX	Input instr Hold After PSEN	0	
TPXIZ	Input instr Float After PSEN		225
TPXAV	PSEN to Address Valid	250	
TAVIV	Address to Valid instr in		1100
TPLAZ	PSEN low to Address Float		10

#### **External Program Memory Read Cycle**







### **External Data Memory Characteristics (values in ns)**

			ИHz
SYMBOL	PARAMETER	min	max
TRLRH	RD pulse Width	1400	
TWLWH	WR pulse Width	1400	
TLLAX	Address Hold After ALE	220	
TRLDV	RD to Valid data in		1100
TRHDX	Data hold after RD	0	
TRHDZ	Data float after RD		460
TLLDV	ALE to Valid Data In		1850
TAVDV	Address to Valid Data IN		2100
TLLWL	ALE to WR or RD	700	800
TAVWL	Address to WR or RD	870	
TQVWX	Data valid to WR transition	200	
TQVWH	Data Setup to WR transition	1600	
TWHQX	Data Hold after WR	200	
TRLAZ	RD low to Address Float		0
TWHLH	RD or WR high to ALE high	210	290

### **External Data Memory Write Cycle**



### **External Data Memory Read Cycle**






### **Serial Port Timing – Shift Register Mode (values in ns)**

		4 M	IHz
SYMBOL	PARAMETER	min	max
TXLXL	Serial Port Clock Cycle Time	12 Clk	
TQVXH	Output Data Setup to Clock Rising Edge	2370	
TXHQX	Output Data Hold after Clock Rising Edge	390	
TXHDX	Input Data Hold after Clock Rising Edge	0	
TXHDV	Clock Rising Edge to Input Data Valid		2370

### **Shift Register Timing Waveforms**







### **External Clock Drive Characteristics (XTAL1)**

SYMBOL	PARAMETER	MIN	MAX	UNIT
FCLCL	Oscillator Frequency		42	MHz
TCLCL	Oscillator period	23.8		ns
TCHCX	High Time	5		ns
TCLCX	Low Time	5		ns
TCLCH	Rise Time		5	ns
TCHCL	Fall Time		5	ns

#### **External Clock Drive Waveforms**




#### **AC Testing Input/Output Waveforms**




AC inputs during testing are driven at Vcc - 0.5 for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at VIH min for a logic "1" and VIL max for a logic "0".

#### **Float Waveforms**



For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded VOH/VOL level occurs. Iol/IoH  $\geq \pm 20$  mA.

#### **Clock Waveforms**



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ( $T_A = 25^{\circ}C$  fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



## **Ordering Information**

### **Commercial Temperature Range**

Part Number	Thurs a	E	Package			
rart Number	Type	Frequency	Туре	Footprint	Thickness	
TSC80CL31-V4CA	ROMless version	4 MHz	PDIL 40	15.50 mm	5 mm	
TSC80CL31-V4CB	ROMless version	4 MHz	PLCC 44	17.50 mm	4.40 mm	
TSC80CL31-V4CC	ROMless version	4 MHz	PQFP 44	13.90 mm	2 mm	
TSC80CL31-V4CD	ROMless version	4 MHz	PQFP 44	12.30 mm	2 mm	
TSC80CL31-V4CE	ROMless version	4 MHz	VQFP 44	12 mm	1.40 mm	
TSC80CL31-V4CF	ROMless version	4 MHz	TQFP 44	12 mm	1 mm	
TSC80CL51xxx-V4CA	MASKROM version	4 MHz	PDIL 40	15.50 mm	5 mm	
TSC80CL51xxx-V4CB	MASKROM version	4 MHz	PLCC 44	17.50 mm	4.40 mm	
TSC80CL51xxx-V4CC	MASKROM version	4 MHz	PQFP 44	13.90 mm	2 mm	
TSC80CL51xxx-V4CD	MASKROM version	4 MHz	PQFP 44	12.30 mm	2 mm	
TSC80CL51xxx-V4CE	MASKROM version	4 MHz	VQFP 44	12 mm	1.40 mm	
TSC80CL51xxx-V4CF	MASKROM version	4 MHz	TQFP 44	12 mm	1 mm	

**Options:** Tape and Reel & Dry Pack, Secret ROM, Secret Tag and Die offering. Please consult your sales office.

#### **Product Marking:**

For PDIL 40, PLCC 44 & QFP 44 Packages

TEMIC Customer P/N Temic P/N © Intel 80, 82 YYWW Lot Number