



C-MOS 16-BIT MICRO PROCESSOR
-TOP VIEW-

TMP68301AF-16(1/4)



(VDD = +5.0V)

**INPUT**

BCLK	; BAUD RATE CLOCK
BERR	; BUS ERROR
CLK	; CLOCK
DTACK	; DATA TRANSFER ACKNOWLEDGE
INT0-2	; INTERRUPT REQUESTS
NOR/EMU	; MODE SELECT
RXD0-2	; RECEIVE DATA
TIN	; TIMER INPUT

OUTPUT

BG(/IPL1)	; BUS GROUND
CS0,1	; CHIP SELECTS
IACK0-2	; INTERRUPT ACKNOWLEDGE
TOUT1,2	; TIMER OUTPUTS
TXD0-2	; TRANSFER DATA

INPUT/OUTPUT

A1-23	; ADDRESS BUS
ACK	; I/O PORT
AS	; ADDRESS STROBE
BGACK(/IPL2)	; BUS GROUND ACKNOWLEDGE
BR(/IPL0)	; BUS REQUEST
BUSY	; I/O PORT
CTSO,DSRO,DTR0,DSTB	; I/O PORTS
D0-15	; DATA BUS
DATA1-8	; I/O PORTS
FAULT	; I/O PORT
FC0-2	; FUNCTION CORDS
HALT	; HALT
IO0-15	; I/O PORT
LDS	; LOWER DATA STROBE
PRIME	; I/O PORT
RESET	; RESET
RTSO	; TRANSFER REQUEST
R/W	; READ/WRITE
UDS	; UPPER DATA STROBE

(V_{DD} = +5.0V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I/O	A17	26	O	TXD2	51	I/O	IO1/DATA2	76	O	$\overline{\text{CS1}}$
2	I/O	A18	27	O	TXD1	52	I/O	IO0/DATA1	77	O	$\overline{\text{CS0}}$
3	I/O	A19	28	O	TXD0	53	O	$\overline{\text{IACK2}}$	78	I	NOR/ $\overline{\text{EMU}}$
4	I/O	A20	29	—	GND	54	O	$\overline{\text{IACK1}}$	79	I/O	FC2
5	I/O	A21	30	I	RXD2	55	O	$\overline{\text{IACK0}}$	80	I/O	FC1
6	I/O	A22	31	I	RXD1	56	I	INT2	81	I/O	FC0
7	I/O	A23	32	I	RXD0	57	I	INT1	82	I/O	A1
8	I/O	D15	33	I/O	$\overline{\text{RTSO}}$	58	I	INT0	83	I/O	A2
9	I/O	D14	34	I	BCLK	59	I/O	AS	84	—	GND
10	—	V _{DD} (+5.0V)	35	—	V _{DD} (+5.0V)	60	I/O	$\overline{\text{UDS}}$	85	I/O	A3
11	I/O	D13	36	I/O	IO15/ $\overline{\text{DTRO}}$	61	—	V _{DD} (+5.0V)	86	I/O	A4
12	I/O	D12	37	I/O	IO14/ $\overline{\text{DSRO}}$	62	—	GND	87	I/O	A5
13	I/O	D11	38	I/O	IO13/ $\overline{\text{CTSO}}$	63	I/O	$\overline{\text{LDS}}$	88	I/O	A6
14	—	GND	39	I/O	IO12/FAULT	64	I/O	R/ $\overline{\text{W}}$	89	I/O	A7
15	I/O	D10	40	I/O	IO11/PRIME	65	I	CLK	90	—	V _{DD} (+5.0V)
16	I/O	D9	41	I/O	IO10/ $\overline{\text{ACK}}$	66	O	TOUT2	91	I/O	A8
17	I/O	D8	42	I/O	IO9/BUSY	67	O	TOUT1	92	I/O	A9
18	I/O	D7	43	I/O	IO8/ $\overline{\text{DSTB}}$	68	I	TIN	93	I/O	A10
19	I/O	D6	44	—	GND	69	O	$\overline{\text{BG/IPL1}}$	94	I/O	A11
20	I/O	D5	45	I/O	IO7/DATA8	70	I/O	$\overline{\text{BGACK/IPL2}}$	95	I/O	A12
21	I/O	D4	46	I/O	IO6/DATA7	71	I/O	$\overline{\text{BR/IPL0}}$	96	I/O	A13
22	I/O	D3	47	I/O	IO5/DATA6	72	I	$\overline{\text{DTACK}}$	97	I/O	A14
23	I/O	D2	48	I/O	IO4/DATA5	73	I/O	$\overline{\text{HALT}}$	98	—	GND
24	I/O	D1	49	I/O	IO3/DATA4	74	I/O	$\overline{\text{RESET}}$	99	I/O	A15
25	I/O	D0	50	I/O	IO2/DATA3	75	I	$\overline{\text{BERR}}$	100	I/O	A16

