

AUDIO MATRIX WITH SRS EFFECTS



The Device incorporates the SRS (Sound Retrieval System) under licence from SRS Labs, Inc.


- 1 STEREO INPUT
- INPUT ATTENUATION CONTROL IN 0.5dB STEP
 - MUTE FUNCTION
- MONO MODE (SRS 3D MONO)
- STEREO MODE (SRS 3D STEREO)
- SPACE AND CENTER ATTENUATORS ARE AVAILABLE
- ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS (I²C BUS)

DESCRIPTION

The TDA7467 is a SRS (Sound Retrieval System) audio matrix. It reproduces SRS sound processing stereo and mono sources both.

The SRS sound is guaranteed by external components and it is not affected by internal process spreads.


The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers according to the SRS labs specifica-



tion.


Control of all the functions is accomplished by serial bus. Thanks to the used BIPOLAR/CMOS/DMOS technology, Low Distortion, Low Noise and DC stepping are obtained.

PIN CONNECTION (Top view)



May 1997 1/11

BLOCK DIAGRAM



THERMAL DATA

Symbol	Description	Value	Unit
R _{th j-pins}	Thermal Resistance Junction-pins Max.	85	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	11	V
T _{amb}	Operating Ambient Temperature	-10 to 85	°C
T _{stq}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	7	9	10.2	V
V_{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio V out = 1Vrms (mode = OFF)		106		dB
S _C	Channel Separation f = 1KHz		90		dB
	Input Control (0.5dB)	-31.5		0	dB
	SRS Center Control (1dB step)	-31		0	dB
	SRS Space Control (1dB step)	-31		0	dB
	Mute Attenuation		100		dB

ELECTRICAL CHARACTERISTICS (refer to the test circuit T_{amb} = 25°C, V_S = 9V, R_L = 10K Ω , V_{in} = 1Vrms; R_G = 600 Ω , all controls flat (G = 0dB), Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		7	9	10.2	V
Is	Supply Current			25		mA
SVR	Ripple Rejection	Lch / Rch out, Mode = OFF	60	80		dB
INPUT STA	AGE					
R _{IN}	Input Resistance		37.5	50	62.5	ΚΩ
V _{CL}	Clipping Level	THD = 0.3%	2	2.5		Vrms
A _{VMIN}	Min. Attenuation		-1	0	1	dB
A _{VMAX}	Max. Attenuation		31	31.5	32	dB
A _{STEP}	Step Resolution		-1	0.5	1	dB
V_{DC}	DC Steps	Adjacent att. step	-3	0	3	mV
SRS EFFE	CT CONTROL					
C _{range1}	Center/Space Control Range		-31		0	dB
Sstep1	Center/Space Step Resolution			1		dB



ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
AUDIO OU	TPUTS					
N _{o(Off)}	Output Noise (OFF)	Output muted, Flat BW (20Hz to 20KHz)		4 5		μVrms μVrms
N _{o(srs)}	Output noise (srs) Surround Sound	BW (20Hz to 20KHz)		50		μVrms
d	Distortion	$A_V = 0$; $V_{in} = 1Vrms$		0.01	0.1	%
Sc	Channel Separation			90		dB
V _{ocl}	Clipping Level	d = 0.3%	2	2.5		Vrms
R _{out}	Output Resistance			30		Ω
V_{out}	DC Voltage Level			3.8		V
BUS INPU	TS					
V _{il}	Input Low Voltage				1	V
V_{ih}	Input High Voltage		3			V
l _{in}	Input Current		-5		5	μΑ
Vo	Output Voltage SDA Acknowledge	I _O =1.6mA			0.4	V

SRS SURROUND SOUND MATRIX

CENTER	SRS Control Range		-31		0	dB
Stepc	Center Step Resolution			1		dB
SPACE	SRS Space Control Range			-31	0	dB
Steps	Space Step Resolution			1		dB
P _{ERSP1}	Perspective 1	Input Signal of 125Hz SPACE = 0dB, CENTER = MUTE Rin = GND; Lin → ROUT		12		dB
P _{ERSP2}	Perspective 2	Input Signal of 2.15KHz SPACE = 0dB, CENTER = MUTE R_{in} = GND; L_{in} \rightarrow ROUT		0		dB
L+R	L+ R SRS Curve	SPACE = MUTE, CENTER = 0dB R_{in} = GND; $L_{in} \rightarrow R_{OUT}$		-8.5		dB
L, R	L, R SRS Curve	$\begin{array}{l} \text{SPACE} = \text{MUTE, CENTER} = 0 \text{dB} \\ \text{R}_{\text{in}} = \text{GND; Li}_{\text{n}} \rightarrow \text{Lout} \\ \text{Lin} = \text{GND; Rin} \rightarrow \text{Rout} \end{array}$		-13.4		dB

1²C BUS INTERFACE

Data transmission from microprocessor to the TDA7467 and viceversa takes place through the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an ac-

Figure 3: Data Validity on the I²CBUS

knowledge bit. The MSB is transferred first.

Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audio-processor, the μP can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking.




Figure 4: Timing Diagram of I²CBUS





Figure 5: Acknowledge on the I²CBUS





SOFTWARE SPECIFICATION

Interface Protocol

The interface protocol comprises:

A start condition (S)

- A chip address byte
- A subaddress bytes
- A sequence of data (N byte + achnowledge)
- A stop condition (P)

CHIP A	DDRESS	SUBADDRESS	DATA 1 to DAT	A n
MSB	LSB M	SB LSB	B MSB	LSB
S 1 0 0 0	0 0 A 0 ACK E	DATA	ACK DATA	ACK P

ACK = Achnowledge

S = Start


P = Stop

B = Auto Increment

EXAMPLES

No Incremental Bus


The TDA7467 receives a start condition, the correct chip address, a subaddress with the MSB = 0 (no incremental bus), N-data (all these data concern the subaddress selected), a stop condition.



Incremental Bus

The TDA7467 receives a start condition, the correct chip address, a subaddress with the MSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas SUBAD-DRESS from "1XXXX1XX" to "1XXX1111" of DATA are ignored.

The DATA 1 concerns the subaddress sent, and the DATA 2 concerns the subaddress plus one sent in the loop etc. and at the end, it receives the stop condition.



DATA BYTES (Address = 80(HEX) if ADDR pin is floating, 82(HEX) if ADDR pin is connected to V_S): **FUNCTION SELECTION:**

The first byte (subaddress)

MSB								SUBADDRESS
D7	D6	D5	D4	D3	D2	D1	D0	
В	Х	Х	Х	Х	Х	0	0	MODE
В	X	Χ	Χ	Χ	Х	0	1	SRS/SPACE ATTENUATION
В	Х	Х	Х	Х	Х	1	0	SRS/CENTER ATTENUATION
В	Х	Х	Х	Х	Х	1	1	INPUT ATTENUATION

B = 1: INCREMENTAL BUS; ACTIVE B = 0: NO INCREMENTAL BUS

X = INDIFFERENT 0, 1

INPUT ATTENUATION SELECTION

MSB							LSB	INPUT ATTENUATION
D7	D6	D5	D4	D3	D2	D1	D0	0.5 dB STEPS
					0	0	0	0
					0	0	1	-0.5
					0	1	0	-1
					0	1	1	-1.5
					1	0	0	-2
					1	0	1	-2.5
					1	1	0	-3
					1	1	1	-3.5
			•	•				4 dB STEPS
	0	0	0	0				0
	0	0	0	1				-4
	0	0	1	0				-8
	0	0	1	1				-12
	0	1	0	0				-16
	0	1	0	1				-20
	0	1	1	0				-24
	0	1	1	1				-28
	1							MUTE

INPUT ATTENUATION = 0 ~ -31.5dB

SRS MODE

D7	D6	D5	D4	D3	D2	D1	D0	MODE
						X	0	SRS OFF (FIX)
						X	1	SRS ON
						0	1	MONO SRS (MONO 3D)
						1	1	STEREO SRS (STEREO 3D)

RECOMMENDED TO ATTENUATE -3dB ON "SRS OFF" ie. MONO SRS (MONO 3D): XXXXXX01



SPACE & CENTER ATTENUATION SELECTION

MSB							LSB	SPACE & CENTER ATT.
D7	D6	D5	D4	D3	D2	D1	D0	1 dB STEPS
					0	0	0	0
					0	0	1	-1
					0	1	0	-2
					0	1	1	-3
					1	0	0	-4
					1	0	1	-5
					1	1	0	-6
					1	1	1	-7
								8 dB STEPS
		0	0	0				0
		0	0	1				-8
		0	1	0				-16
		0	1	1				-24
		1	Χ	Χ	Χ	Χ	X	MUTE


X = INDIFFERENT 0, 1 SPACE & CENTER ATTENUATION = 0dB \sim -31dB

POWER ON RESET

INPUT	MUTE
MODE	OFF (FIX)
SPACE ATTENUATION	MUTE (MIN)
CENTER ATTENUATION	MUTR (MIN)


DIP28 PACKAGE MECHANICAL DATA

DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1		0.63			0.025		
b		0.45			0.018		
b1	0.23		0.31	0.009		0.012	
b2		1.27			0.050		
D			37.34			1.470	
E	15.2		16.68	0.598		0.657	
е		2.54			0.100		
e3		33.02			1.300		
F			14.1			0.555	
I		4.445			0.175		
L		3.3			0.130		



SO28 PACKAGE MECHANICAL DATA

DIM.	mm			inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α			2.65			0.104		
a1	0.1		0.3	0.004		0.012		
b	0.35		0.49	0.014		0.019		
b1	0.23		0.32	0.009		0.013		
С		0.5			0.020			
c 1	45°(typ.)							
D	17.7		18.1	0.697		0.713		
E	10		10.65	0.394		0.419		
е		1.27			0.050			
e3		16.51			0.65			
F	7.4		7.6	0.291		0.299		
L	0.4		1.27	0.016		0.050		
s	8° (max.)							



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

 $\hbox{@ 1997 SGS-THOMSON Microelectronics-- Printed in Italy-- All Rights Reserved}\\$

The Sound Retrieval System and SRS () are registered trademarks of SRS Labs, Inc.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

