INTEGRATED CIRCUITS

DATA SHEET

TDA4780 RGB video processor with automatic cut-off control and gamma adjust

Preliminary specification Supersedes data of May 1994 File under Integrated Circuits, IC02 1997 Feb 06





TDA4780

FEATURES

- Gamma adjust
- Dynamic black control (adaptive black)
- · All input signals clamped on black-levels
- Automatic cut-off control, alternative: output clamping on fixed levels
- Three adjustable reference voltage levels via I²C-bus for automatic cut-off control
- Luminance/colour difference interface
- Two luminance input levels allowed
- Two RGB interfaces controlled by either fast switches or by I²C-bus
- Two peak drive limiters, selection via I²C-bus
- Blue stretch, selection via I²C-bus
- Luminance output for scan velocity modulation (SCAVEM)
- Extra luminance output; same pin can be used as hue control output e.g. for the TDA4650 and TDA4655
- Non standard operations like 50 Hz/32 kHz are also possible
- Either 2 or 3 level sandcastle pulse applicable
- High bandwidth for 32 kHz application
- White point adjusts via I²C-bus
- Average beam current and improved peak drive limiting
- Two switch-on delays to prevent discoloration during start-up
- All functions and features programmable via I²C-bus
- PAL/SECAM or NTSC matrix selection.

GENERAL DESCRIPTION

The TDA4780 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder TDA4655 or TDA9160 plus delay line TDA4661 or TDA4665 and the Picture Signal Improvement (PSI) IC TDA467X or from a feature module.



The required input signals are:

- · Luminance and negative colour difference signals
- 2 or 3-level sandcastle pulse for internal timing pulse generation
- I²C-bus data and clock signals.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector (SCART plug) and the other one from an On-Screen Display (OSD) generator. The TDA4780 has I²C-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages. In clamped output mode it can also be used as an RGB source.

The main differences with the sister type TDA4680 are:

- Additional features, namely gamma adjust, adaptive black, blue stretch and two different peak drive limiters
- The measurement lines are triggered by the trailing edge of the vertical component of the sandcastle pulse
- I²C-bus receiver only. Automatic white level control is not provided; the white levels are determined directly by the I²C-bus data.
- The TDA4780 is pin compatible (except pin 18) with the TDA4680. The I²C-bus slave address can be used for both ICs. When a function of the TDA4780 is not included in the TDA4680, the I²C-bus command is not executed. Special commands (except control bit FSWL) for the TDA4680 will be ignored by the TDA4780.

1997 Feb 06

TDA4780

QUICK REFERENCE DATA


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 5)	7.2	8.0	8.8	V
I _P	supply current (pin 5)	80	100	120	mA
V _{8(p-p)}	luminance input (peak-to-peak value) (C)VBS	_	0.45/1.43	_	V
V _{6(p-p)}	-(B - Y) input (peak-to-peak value)	_	1.33	_	V
V _{7(p-p)}	-(R - Y) input (peak-to-peak value)	_	1.05	_	V
V ₁₄	three-level sandcastle pulse				
	H + V	_	2.5	_	V
	н	_	4.5	_	V
	BK	_	8.0	_	V
	two-level sandcastle pulse				
	H+V	_	2.5	_	V
	BK	_	4.5	_	V
Vi	RGB input signals at pins 2, 3, 4, 10, 11 and 12 (black-to-white value)	-	0.7	_	V
V _{o(p-p)}	RGB output at pins 24, 22 and 20 (black-to-white value)	_	2.0	_	V
T _{amb}	operating ambient temperature	-20	_	+70	°C

ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA4780	DIP28	plastic dual in-line package; 28 leads (600 mil)	SOT117-1


TDA4780

BLOCK DIAGRAM



cut-off control and gamma adjust

TDA4780




1997 Feb 06 5

TDA4780

PINNING

SYMBOL	PIN	DESCRIPTION
FSW ₂	1	fast switch 2 input
R ₂	2	red input 2
G ₂	3	green input 2
B ₂	4	blue input 2
V _P	5	supply voltage
-(B - Y)	6	colour difference input –(B – Y)
-(R - Y)	7	colour difference input –(R – Y)
Υ	8	luminance input
GND	9	ground
R ₁	10	red input 1
G ₁	11	green input 1
B ₁	12	blue input 1
FSW ₁	13	fast switch 1 input
SC	14	sandcastle pulse input
BCL	15	average beam current limiting input
C _{PDL}	16	storage capacitor for peak limiting
C_L	17	storage capacitor for leakage current compensation
C _{PDST}	18	storage capacitor for peak dark
CI	19	cut-off measurement input
B _O	20	blue output
C _B	21	blue cut-off storage capacitor
G _O	22	green output
C _G	23	green cut-off storage capacitor
R _O	24	red output
C _R	25	red cut-off storage capacitor
YHUE	26	Y-output/hue adjust output
SDA	27	I ² C-bus serial data input/acknowledge output
SCL	28	I ² C-bus serial clock input



RGB video processor with automatic cut-off control and gamma adjust

TDA4780

FUNCTIONAL DESCRIPTION

Signal input stages

The TDA4780 contains 3 sets of input signal stages for:

- 1. Luminance/colour-difference signals:
 - a) Y: 0.45 V (p-p) VBS or 1.43 V (p-p) VBS, selectable via I²C-bus.
 - b) -(R Y): 1.05 V (p-p).
 - c) -(B Y): 1.33 V (p-p).

The capacitively coupled signals are matrixed to RGB signals by either a PAL/SECAM or NTSC matrix (selected via I²C-bus).

- 2. (RGB)₁ signals (0.7 V (p-p) VB), capacitively coupled (e.g. from external source).
- 3. (RGB)₂ signals (0.7 V (p-p) VB), capacitively coupled (e.g. videotext, OSD).

All input signals are clamped in order to have the same black levels at the signal switch input. Displayed signals must be synchronous with the sandcastle pulse.

Signal switches

Both fast signal switches can be operated by switching pins (e.g. SCART facilities) or set via the I^2C -bus. With the pin FSW₁ the Y-CD signals or the (RGB)₁ signals can be selected, with pin FSW₂ the above selected signals or the (RGB)₂ signals are enabled. During the vertical and horizontal blanking time an artificial black level equal to the clamped black level is inserted in order to clip off the sync pulse of the luminance signal and to suppress hum during the cut-off measurement time and eliminate noise during these intervals.

Saturation, contrast and brightness adjust

Saturation, contrast and brightness adjusts are controlled via the I^2C -bus and act on Y, CD as well as on RGB input signals. Gamma acts on the luminance content of the input signals.

Gamma adjust

The gamma adjust stage has a non-linear transmission characteristic according to the formula $y = x^{gamma}$, where x represents the input and y the output signal. If gamma is smaller than unity, the lower parts of the signal are amplified with higher gain.

Adaptive black (ADBL)

The adaptive black stage detects the lowest voltage of the luminance component of the internal RGB signals during the scanning time and shifts it to the nominal black level. In order to keep the nominal white level the contrast is increased simultaneously.

Blue stretch (BLST)

The blue stretch channel gets additional amplification if the blue signal is greater than 80% of the nominal signal amplitude. In the event the white point is shifted towards higher colour temperature so that white parts of a picture seem to be brighter.

Measurement pulse and blanking stage

During the vertical and horizontal blanking time and the measurement period the signals are blanked to an ultra black level, so the leakage current of the picture tube can be measured and automatically compensated for.

During the cut-off measurement lines (one line period for each R, G or B) the output signal levels are at cut-off measurement level.

The vertical blanking period is timed by the sandcastle pulse. The measurement pulses (leakage, R, G and B) are triggered by the negative going edge of the vertical pulse of the sandcastle pulse and start after the following horizontal pulse.

The IC is prepared for 2f_H (32 kHz) application.

Output amplifier and white adjust potentiometer

The RGB signals are amplified to nominal 2 V (p-p), the DC-levels are shifted according to cut-off control. The nominal signal amplitude can be varied by $\pm 50\%$ by the white point adjustment via the I²C-bus (individually for RGB respect).

RGB video processor with automatic cut-off control and gamma adjust

TDA4780

Automatic cut-off control

During leakage measurement time the leakage current is compensated in order to get a reference voltage at the cut-off measurement info pin. This compensation value is stored in an external capacitor. During cut-off current measurement times for the R, G and B channels, the voltage at this pin is compared with the reference voltage, which is individually adjustable via I²C-bus for each colour channel. The control voltages that are derived in this way are stored in the external feedback capacitors. Shift stages add these voltages to the corresponding output signals. The automatic cut-off control may be disabled via the I²C-bus. In this mode the output voltage is clamped to 2.5 V. Clamping periods are the same as the cut-off measurement periods.

Signal limiting

The TDA4780 provides two kinds of signal limiting. First, an average beam limiting, that reduces signal level if a certain average is exceeded. Second, a peak drive limiting, that is activated if one of the RGB signals even shortly exceeds a via I²C-bus adjusted threshold. The latter can be either referred to the cut-off measurement level of the outputs or to ground.

When signal limiting occurs, contrast is reduced, and at minimum contrast brightness is reduced additionally.

Sandcastle decoder and timer

A 3-level detector separates the sandcastle pulse into combined line and field pulses, line pulses, and clamping pulses. The timer contains a line counter and controls the cut-off control measurement.

Application with a 2-level 5 V sandcastle pulse is possible.

Switch on delay circuit

After switch on all signals are blanked and a warm up test pulse is fed to the outputs during the cut-off measurement lines. If the voltage at the cut-off measurement input exceeds an internal level the cut-off control is enabled but the signal remains still blanked. In the event of output clamping, the cut-off control is disabled and the switch on procedure will be skipped.

Y output and hue adjust

The TDA4780 contains a D/A converter for hue adjust. The analog information can be fed, e.g. to the multistandard decoder TDA4650 or TDA4655. This output pin may be switched to a Y output signal, which can be used for scan velocity modulation (SCAVEM). The Y output is the Y input signal or the matrixed (RGB) input signal according to the switch position of the fast switch.

I2C-bus

The TDA4780 contains an I²C-bus receiver for control function.

ESD protection

The Pins are provided with protection diodes against ground and supply voltage (see Chapter "Internal pin configurations"). I²C-bus input pins do not shunt the I²C-bus signals in the event of missing supply voltage.

EMC

The pins are protected against electromagnetic radiation.

RGB video processor with automatic cut-off control and gamma adjust

TDA4780

I2C-BUS RECEIVER

Table 1 Slave address; note 1

A6	A5	A4	А3	A2	A 1	A0	\overline{w}
1	0	0	0	1	0	0	0

Note

- 1. Explanation for the cell contents of the table:
 - a) W means write.

Table 2 Slave receiver format (write mode; BREN = 0); note 1

S	SLAVE ADDRESS	Α	SUBADDRESS ⁽²⁾	Α	DATA BYTE	Α	Р	1
					n data bytes with auto-increment of subaddresses			

Notes

- 1. Explanation for the cell contents of the table:
 - a) S means START condition.
 - b) P means STOP condition.
 - c) A means acknowledge.
- 2. All subaddresses within the range 00H to 0FH are automatically incremented. The subaddress counter wraps around from 0FH to 00H. Only in this event 0FH will be acknowledged.

Subaddresses outside the range 00H to 0EH are not acknowledged by the device and neither auto-increment nor any other internal operation takes place.

All eight bits of the subaddress have to be decoded by the device.


Table 3 Slave receiver format (write mode; BREN = 1); note 1


S	SLAVE ADDRESS	Α	SUBADDRESS	Α	DATA BYTE ⁽²⁾	Α	Р	
---	---------------	---	------------	---	--------------------------	---	---	--


Notes

- 1. Explanation for the cell contents of the table:
 - a) S means START condition.
 - b) P means STOP condition.
 - c) A means acknowledge.
- 2. Auto-increment is not possible.

TDA4780







RGB video processor with automatic cut-off control and gamma adjust

TDA4780

Table 4 Signal input selection and effect on adaptive black measurements by fast source switches and I²C-bus; note 1

I ² C-B	I ² C-BUS CONTROLLED BITS			ANALOG	ANALOG SWITCH		SELE	CTED SIGNALS	
FSON2	FSDIS2	FSON1	FSDIS1	FSW2 (pin 1)	FSW1 (pin 13)	RGB ₂ (pins 2, 3 and 4)	ADBL	RGB ₁ (pins 10, 11 and 12)	TV (pins 6, 7 and 8)
L	L	L	L	L	L		active		ON
				L	Н		active	ON	
				Н	X	ON	inactive		
L	L	L	Н	L	X		active		ON
				Н	Х	ON	inactive		
L	L	Н	Х	L	X		active	ON	
				Н	X	ON	inactive		
L	Н	L	L	Х	L		active		ON
				Х	Н		active	ON	
L	Н	L	Н	Х	Х		active		ON
L	Н	Н	Х	Х	Х		active	ON	
Н	L	Х	Х	L	Х	ON	active		
				Н		ON	inactive		
Н	Н	Х	Х	Х	Х	ON	active		

Note

- 1. Explanation for the cell contents of the table:
 - a) H = set to logic 1 or analog switch (pins 1 and 13) to >0.9 V.
 - b) L = set to logic 0 or analog switch (pins 1 and 13) to <0.4 $\rm V.$
 - c) X = don't care.
 - d) ON = this signal is selected.

RGB video processor with automatic cut-off control and gamma adjust

TDA4780

Table 5 Crosstalk; note 1

FSW1	FSW2	CROSSTALK	AT 4 MHz MAXIMUM VALUE (dB)	AT 8 MHz MAXIMUM VALUE (dB)	AT 13 MHz MAXIMUM VALUE (dB)
L	L	$RGB_1 \rightarrow Y, CD$	-58	– 55	-50
		$RGB_2 \rightarrow Y, CD$	–58	–55	-50
L	Н	$Y, CD \rightarrow RGB_1$	–51	–50	-47
		$RGB_2 \rightarrow RGB_1$	-58	– 55	-50
L	Н	$Y, CD \rightarrow RGB_2$	– 51	–50	-47
		$RGB_1 \to RGB_2$	–58	– 55	-50
Н	Н	$Y, CD \rightarrow RGB_2$	–51	-50	-47
		$RGB_1 \rightarrow RGB_2$	-58	–55	-50

Note

- 1. Explanation for the cell contents of the table:
 - a) H = set to logic 1.
 - b) L = set to logic 0.

Table 6 Subaddress byte and data byte format; notes 1 and 2

FUNCTION	CUDADDDECC				DATA	BYTE			
FUNCTION	SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0 (3)
Brightness	00H	L	L	A05	A04	A03	A02	A01	A00
Saturation	01H	L	L	A15	A14	A13	A12	A11	A10
Contrast	02H	L	L	A25	A24	A23	A22	A21	A20
Hue	03H	L	L	A35	A34	A33	A32	A31	A30
Red gain	04H	L	L	A45	A44	A43	A42	A41	A40
Green gain	05H	L	L	A55	A54	A53	A52	A51	A50
Blue gain	06H	L	L	A65	A64	A63	A62	A61	A60
Red level reference	07H	L	L	A75	A74	A73	A72	A71	A70
Green level reference	08H	L	L	A85	A84	A83	A82	A81	A80
Blue level reference	09H	L	L	A95	A94	A93	A92	A91	A90
Peak drive limit	0AH	L	L	AA5	AA4	AA3	AA2	AA1	AA0
Gamma	0BH	L	L	AB5	AB4	AB3	AB2	AB1	AB0
Control register 1	0CH	SC5	DELOF	BREN	Х	NMEN	Х	Х	Х
Control register 2	0DH	Х	HDTV	FSBL	BCOF	FSDIS2	FSON2	FSDIS1	FSON1
Control register 3	0EH	ADBL	YHI	MOD2	BLST	YEXH	RELC	TCPL	L

Notes

- 1. Explanation for the cell contents of the table:
 - a) L = set to logic 0.
 - b) X means don't care but for software compatibility with further video ICs with the same slave address, it is recommended to set all these bits to logic 0.
- 2. After power on reset all alignment registers are set to 01H.
- 3. The least significant bit of the analog alignment register.

TDA4780

 Table 7
 RGB processor mode bits control register

SYMBOL	PARAMETER	CONDITIONS
Control re	egister 1	
SC5	sandcastle 5 V	0 = 3-level sandcastle pulse
		1 = 2-level sandcastle pulse
DELOF	delay of leading edge of	0 = delay
	clamping pulse switched off	1 = no delay
BREN	buffer register enable	0 = new data are executed just after reception
		1 = data is held in a latch (buffer register) and will be transferred to their destination register within the next vertical blanking interval; the device does not acknowledge any new data transfer until the internal transfer to the destination register has been completed
NMEN	NTSC matrix enable; note 1	0 = PAL matrix
		1 = NTSC matrix; hue position set on -2 degrees
Control re	egister 2	
HDTV	HDTV / progressive scan for	0 = 272 (PAL), 224 (NTSC) lines
	ADBL line counter	1 = 544 (PAL), 448 (NTSC) lines
FSBL	full screen black level, e.g. for	0 = normal mode
	optical measurement	1 = cut-off measurement level during full field, brightness inactive
BCOF	internal black level control off	0 = automatic cut-off control active
		1 = RGB outputs clamped to fixed DC levels
FSON2	fast switch 2 on	see Table 4
FSDIS1	fast switch 1 disable	
FSDIS2	fast switch 2 disable	
FSON1	fast switch 1 on	
Control re	egister 3	
ADBL	adaptive black	0 = off
		1 = on
YHI	Y high level	0 = input = 0.315 V (p-p) (black-white)
		1 = input = 1.0 V (p-p) (black-white)
MOD2	modus 2	0 = inactive; (BCOF = 0) AND (MOD2 = 1) is senseless, no output stabilization
		1 = output clamp without brightness adjust, brightness remains active e.g. for blue stretch
BLST	blue stretch	0 = off
		1 = on
YEXH	Y exclusive hue	0 = pin 26 is switched to hue adjust output
		1 = pin 26 is switched to Y output
RELC	relative to cut-off	0 = peak drive limit to absolute output
		1 = peak drive limit relative to cut-off
TCPL	time constant peak drive limiter	$0 = 2f_H$
		1 = 1f _H

RGB video processor with automatic cut-off control and gamma adjust

TDA4780

Note

1. Matrix coefficients should be tested by comparing RGB output signals with a reference RGB colour bar, which is fed in at (RGB)₁ or (RGB)₂ inputs. In the event of NMEN = 1 (NTSC) at minimum saturation the Y output and RGB output signals are not identical to the Y input signal. PAL/SECAM signals are matrixed by the equation:


$$V_{G-Y} = -0.51V_{R-Y} - 0.19V_{B-Y}$$

NTSC signals are matrixed by the equations (hue phase shift of -2 degrees):


$$V_{R-Y^*} = 1.39V_{R-Y} - 0.07V_{B-Y}$$
; $V_{G-Y^*} = -0.46V_{R-Y} - 0.15V_{B-Y}$; $V_{B-Y^*} = V_{B-Y}$


For demodulation axis see Fig.11.

In the matrix equations: V_{R-Y} and V_{B-Y} are conventional PAL demodulation axes and amplitudes at the output of the demodulator. V_{R-Y^*} , V_{G-Y^*} and V_{B-Y^*} are the NTSC-modified colour-difference signals.





TDA4780





TDA4780





RGB video processor with automatic cut-off control and gamma adjust

TDA4780

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage		-0.1	+9.0	V
V _{10, 11, 12}	(RGB) ₁ inputs	with respect to GND	-0.1	V _P	V
V _{2, 3, 4}	(RGB) ₂ inputs	with respect to GND	-0.1	V _P	V
V _{8, 7, 6}	Y, CD-inputs	with respect to GND	-0.1	V _P	V
V _{13, 1}	switch 1 and switch 2 input voltage	with respect to GND	-0.1	V _P	V
V _{25, 23, 21, 17}	black level, leakage storage	with respect to GND	-0.1	V _P	V
V ₁₄	sandcastle	with respect to GND	-0.7	V _P + 5.8	V
V ₁₅	average current information	with respect to GND	-0.7	V _P + 0.7	V
V ₁₆	peak drive storage	with respect to GND	-0.1	V _P	V
V ₁₈	peak dark storage	with respect to GND	-0.1	V _P	V
V ₁₉	cut-off control input voltage	with respect to GND	-0.7	V _P + 0.7	V
V _{27, 28}	I ² C-bus: SDA and SCL voltage	with respect to GND	-0.1	V _P	V
I _{24, 22, 20}	output peak current		-20	_	mA
I _{24, 22, 20}	output average current		-10	_	mA
I ₂₆	Y output/hue adjust current		-8	_	mA
P _{tot}	total power dissipation		_	1200	mW
T _{amb}	operating ambient temperature		-20	+70	°C
T _{stg}	storage temperature		-20	+150	°C
V _{es}	electrostatic handling; note 1		-500	+500	V

Note

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	47	K/W

QUALITY SPECIFICATION

In accordance with URV-4-2-59/601. The number of the quality specification can be found in the "Quality Reference Handbook". The handbook can be ordered using the code 9397 750 00192.

^{1.} Charge device model class A: discharging a 200 pF capacitor through a 0 Ω series resistor.

TDA4780

CHARACTERISTICS

 $V_P = 8 \text{ V}$; $T_{amb} = +25 \,^{\circ}\text{C}$; V_{nom} : nominal signal amplitude (black-white) 2 000 mV (peak-to-peak value) at output pins; gamma = 1; adaptive black inactive; brightness, contrast, saturation and white balance at nominal settings; no beam current or peak drive limiting; all voltages are related to ground (pin 9) and measured in Figs 1 and 2; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 5)		7.2	8	8.8	٧
I _P	supply current (pin 5)		-	100	120	mA
	e inputs (–(B – Y): pin 6, –(R – Y): pin 7; α : maximum 600 Ω)	capacitively coupled to	a low-ol	hmic so	urce;	
V _{6(p-p)}	-(B - Y) signal (peak-to-peak value)	75% colour bar signal	_	1.33	_	V
V _{6, 7}	internal bias during clamping		_	4.0	_	V
I _{6, 7}	DC input current between clamping pulses		_	_	0.1	μΑ
I _{6, 7}	maximum input current during clamping		100	180	260	μΑ
V _{7(p-p)}	-(R - Y) signal (peak-to-peak value)	75% colour bar signal	_	1.05	_	V
R _{6, 7}	AC input resistance		10.0	Ī-	_	ΜΩ
Y input (pin 8; ca	apacitively coupled to a low-ohmic sourc	e; recommendation: ma	ıximum	600 Ω)		
V _{8(p-p)}	input signal (composite signal; VBS; peak-to-peak value)	adaption to two different signal levels via control bit YHI				
		YHI = 0	_	0.45	_	V
		YHI = 1	_	1.43	_	V
R ₈	AC input resistance		10.0	_	_	ΜΩ
V ₈	internal bias during clamping	YHI = 0	_	3.7	-	٧
		YHI = 1	_	4.6	_	٧
I ₈	DC input current between clamping pulses		_	-	0.1	μΑ
I _{8(max)(clamp)}	maximum input current during clamping		100	180	260	μΑ
• • •	pin 10, G_1 : pin 11, B_1 : pin 12; capacitive n: maximum 600 Ω); note 1	ly coupled to a low-ohm	ic sour	ce;		•
V _{10, 11, 12(p-p)}	input signal (peak-to-peak value)		_	0.7	_	V
R _{10, 11, 12}	AC input resistance		10.0	_	_	ΜΩ
V _{10, 11, 12}	internal bias during clamping		_	5.1	_	V
I _{10, 11, 12}	DC input current between clamping pulses		_	_	0.1	μΑ
I _{10, 11, 12(clamp)}	maximum input current during clamping		100	180	260	μΑ

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
• • =	pin 2, G_2 : pin 3, B_2 : pin 4; capacitively c : maximum 600 Ω); note 1	oupled to a low-ohmic s	ource;	•	•	
V _{2, 3, 4(p-p)}	input signal (peak-to-peak value)		_	0.7	_	V
R _{2, 3, 4}	AC input resistance		10.0	_	_	ΜΩ
V _{2, 3, 4}	internal bias during clamping		_	5.1	_	V
l _{2, 3, 4}	DC input current between clamping pulses		_	_	0.1	μΑ
I _{2, 3, 4(max)(clamp)}	maximum input current during clamping		100	180	260	μΑ
Fast signal switc FSON1)	hes and blanking (fast signal switch 1 (p	oin 13); Y, CD / R ₁ , G ₁ , B ₁	; contro	ol bits F	SDIS1,	
V ₁₃	voltage to select Y and CD		-	0	0.4	V
V ₁₃	voltage range to select R ₁ , G ₁ and B ₁		0.9	1.0	5.5	V
R ₁₃	internal resistor to ground		3.3	3.8	4.8	kΩ
CROSSTALK (SEE T.	ABLE 5)					
$t_s - t_i$	difference between transit times for signal switching and signal insertion		_	_	10	ns
Fast signal switc	h 2 (pin 1; Y, CD or R ₁ , G ₁ , B ₁ / R ₂ , G ₂ , B ₂	; control bits FSDIS2, F	SON2)		•	'
V ₁	voltage to select Y and CD / R_1 , G_1 and B_1		_	0	0.4	V
V ₁	voltage range to select R ₂ , G ₂ and B ₂		0.9	1.0	5.5	V
V ₁	required minimal voltage to switch off the ADBL measurement		-	0.87	1.0	V
R ₁	internal resistor to ground	R ₁ > R ₁₃	2.8	4.2	6.0	kΩ
CROSSTALK (SEE T.	ABLE 5)					
$t_s - t_i$	difference between transit times for signal switching and signal insertion		_	_	10	ns
Adjust stages (ad	daptive black, gamma, contrast, saturation	on, brightness and white	point a	adjust, l	blue str	etch)
ADAPTIVE BLACK (D	ETECTORS INACTIVE STATUS DUE TO ACTION (OF FAST SWITCH 2 (PIN 1);	see Tabl	e 4, Fig.	.9 and n	ote 2)
I _{18(dch)}	discharge current of peak dark storage capacitor	outside active measurement window	-1.0	0.0	+1.0	μΑ
		inside active measurement window	1.5	2.5	3.5	μΑ
I _{18(ch)}	charge current of peak dark storage capacitor		-360	-300	-250	μΑ
d _{bl(max)}	maximum level shift: Δ black level in percent of nominal signal amplitude		10	13	16	%
d _{bl(nom)}	difference between nominal black and adaptive black in percent of nominal signal amplitude		-3	0	+3	%
t _{dibb}	detectors inactive time before blanking		2.3	3.1	4.0	μs
t _{diab}	detectors inactive time after blanking		2.3	2.5	3.4	μs

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
,	rts on internal Y signal; Y matrix see Y); resolution 6 bit; note 3)	OUTPUT; I ² C-BUS CONTROLL	ED POT	ENTIOME	TER	
d _g	range of gamma					
	minimum (3FH)		_	0.7	_	_
	maximum (00H)		_	1.0	_	_
G _{max}	maximum gain at minimum gamma	near nominal black	5	6	7	dB
	T (ACTS ON RGB SIGNALS; Y MATRIX SEE Y IT; RESOLUTION 1.5% OF MAXIMUM SATURATION		ED POTE	ENTIOME	TERS	
d _{s(max)}	maximum saturation	I ² C-bus data 3FH; measured at 100 kHz; relative to nominal saturation; note 4	4.7	5.2	5.8	dB
d _{s(min)}	minimum saturation	I ² C-bus data 00H; measured at 100 kHz; relative to typical value of maximum saturation	-	_	-50	dB
CONTRAST ADJUST 1.5% OF MAXIMUM	(ACTS ON RGB SIGNALS; I ² C-BUS CONTROL CONTRAST)	LED POTENTIOMETERS (SUBA	ADDRESS	s 02H); F	RESOLUT	ION
d _{c(max)}	maximum contrast	I ² C-bus data 3FH; limiters inactive; relative to nominal contrast; note 5	_	4.5	5.5	dB
d _{c(min)}	minimum contrast	I ² C-bus data 00H; relative to maximum contrast	-28	-22	-16	dB
	T (ACTS ON RGB SIGNALS; I ² C-BUS CONTROBLACK LEVEL IN PERCENT OF NOMINAL SIGNA					
d _{br(max)}	maximum brightness: Δ black level	I ² C-bus data 3FH	23	30	37	%
d _{br(nom)}	nominal brightness: Δ black level	I ² C-bus data 29H	-7	0	+7	%
d _{br(min)}	minimum brightness: Δ black level	I ² C-bus data 00H	-58	-50	-42	%
d _{br(max)}	maximum brightness: Δ black level	I ² C-bus data 3FH; control bits BCOF = 1 and MOD2 = 0	23	30	37	%
d _{br(min)}	minimum brightness: Δ black level	I ² C-bus data 00H; control bits BCOF = 1 and MOD2 = 0	-58	-50	-42	%
BLUE STRETCH (BLU	JE STRETCH IS ACTIVATED BY I ² C-BUS CONTI	ROL BIT BLST = 1; see Fig.	9)			
G _{bs}	increase of small signal gain	100% of nominal signal amplitude and at 1 MHz	15	20	25	%

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
(BLACK LEVEL CUT-0	LACK LEVEL STEPS (DIFFERENCES FROM CHAN DFF MEASUREMENT LEVEL) TO ACTUAL NOMIN BRIGHTNESS AND SATURATION RANGE, SWITC (0)	AL SIGNAL AMPLITUDE (V _{NON}	_{и24} , V _{NOI}	_{м22} , V _{NOI}	_{м20}) OVE	R THE
$\Delta V/V_{nom}$	static deviation	note 6; ripple on pin 5 during clamping ≤1 mV; note 7	-1.0	_	+1.0	%
		at nominal saturation	-0.5	_	+0.5	%
RGB outputs (out	tput for positive RGB signals (R: pin 24,	G: pin 2, B: pin 20); follo	owing d	lata witl	hout ext	ernal
R _{24, 22, 20}	differential output resistance		_	25	30	Ω
I _{24, 22, 20(max)}	maximum output current		4.0	5.0	_	mA
V _{24, 22, 20(min)}	minimum output voltage	note 8	_	_	0.8	V
V _{24, 22, 20(max)}	maximum output voltage	$R_L \ge 2 k\Omega$	6.3	7.0	-	٧
V ₂₄ , 22, 20(max)(p-p)	maximum signal amplitude (black-white) due to internal limits (peak-to-peak value)		3.3	_	_	V
V ₂₄ , ₂₂ , _{20(max)(p-p)}	nominal signal amplitude (black-white; peak-to-peak value)	at nominal white adjust, contrast and saturation setting; gamma = 1; nominal input signals	1.7	2.0	2.3	V
V _{24, 22, 20}	cut-off measurement level	note 8	1.0	_	5.0	٧
V _{24, 22, 20}	recommended cut-off measurement level		_	3.0	_	V
OUTPUT CLAMPING	(RGB)		•	•	•	
V _{20, 22, 24}	clamp voltage black level	control bit BCOF = 1	2.3	2.5	2.7	٧
WHITE POTENTIOME		1	1	1	1	1
$\Delta G_{v(inc)(max)}$	maximum increase of AC gain	I ² C-bus data 3FH; relative to nominal setting; note 9	40	50	60	%
$\Delta G_{v(dec)(max)}$	maximum decrease of AC gain	I ² C-bus data 00H; relative to nominal setting; note 9	40	50	60	%

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
OVERALL WHITE PO	INT DEVIATION			'	'	•
ΔV/V _{nom}	note 10	input: (RGB) _{1, 2} ; differences from channel to channel of the ratio of the difference (signal white level cut-off measurement level) to actual nominal signal amplitude (V _{nom24} , V _{nom22} , V _{nom20}) over the whole saturation range at nominal contrast, brightness and nominal input signals; ripple on pin 5 during clamping ≤1 mV; note 7	-2.0		+2.0	%
Frequency behav						
	PUT (PIN 8) AND THE RGB OUTPUTS (PINS 24	·				
ΔG	decrease in gain	1 M Ω and 20 pF load at 13 MHz	_	_	3	dB
BETWEEN THE COLO	DUR-DIFFERENCE INPUTS (PINS 7 AND 6) AND	THE CORRESPONDING R AN	р В оит	PUTS (P	INS 24 A	ND 20)
ΔG	decrease in gain	at 13 MHz	_	_	3	dB
BETWEEN THE (RG	B) _{1, 2} INPUTS (PINS 10, 11 AND 12 OR 2, 3 AN	ND 4) AND THE RGB OUTPUT	rs (PINS	24, 22	AND 20)	•
ΔG	decrease in gain	at 22 MHz	_	_	3	dB
Sandcastle input	(pin 14; control bit SC5); note 11					
I ₁₄	input current	V ₁₄ < 0.5 V	-100	-	_	μΑ
C ₁₄₋₉	input capacitance		_	_	10	pF
V ₁₄	required voltage range for horizontal and vertical blanking pulses	SC5 = 0 or SC5 = 1	2.0	2.5	3.0	V
	for horizontal pulses (line count)	SC5 = 0	4.0	4.5	4.9	V
	for burst key pulses	SC5 = 0	6.1	_	V _P + 5.8	V
	for burst key pulses and line count	SC5 = 1	4.0	_	V _P + 5.8	V

TDA4780

SYMBOL	PARAMETER CONDITIONS		MIN.	TYP.	MAX.	UNIT
CLAMP PULSE DEL	AY		-1			
$T_{d(clamp)}$	delay of leading edge of clamping pulse	nominal sandcastle pulse DELOF = 0	1.2	1.5	1.8	μs
DECLUDED MINIMA	DUDOT CATE BUILDE WIDTH	DELOF = 1	-	0	-	μs
	L BURST GATE PULSE WIDTH	Tr. ((0.11)	T	T	T	
t _W	DELOF = 0	line frequency: 16 kHz	3	-	-	μs
0	DELOF = 1	line frequency: 32 kHz	1.5	-	-	μs
	easurement lines and blanking; note 12	<u> </u>	To.	To.	1.5	T 0.4
$\Delta V/V_{nom}$	ΔV = VCL – VUB difference between ultra black level (VUB) and measurement level (VCL) in percent of nominal signal amplitude	no clipping; independent of white point adjust	25	35	45	%
WARM UP TEST PU	JLSE DURING MT (see pulse diagram Fig.10)		•	•		•
V _{WU}	warm up level	V _{WU} = V _{PL} - 1 V; V _{PL} = peak drive level (see also signal limiting); given by I ² C-bus; subaddress 0AH; no warm up test pulse in the event of output clamping (BCOF = 1)	-	_	_	_
$V_{WU(max)}$	maximum warm up level	I ² C-bus data 3FH; RELC = 0	6.3	6.6	6.9	V
V _{WU(fixed)}	fixed warm up level	RELC = 1	5.0	5.2	5.4	V
THRESHOLD FOR F	POWER ON RESET (POR) DURING TIME DG (S	ee pulse diagram Fig.10)				
V _{20, 22, 24(POR)}	output voltage to cause POR	RELC = 0	_	V _{PL}	_	V
		RELC = 1	_	5.7	_	V
Y output (pin 26	; note 13)					
V _{26(nom)(p-p)} nominal signal amplitude (black-white; control bit independent of gamma, adaptive black, hue DAC (control bit YEXH = 1; hue DAC (subaddress 03H) set to >28H	0.85	1.0	1.15	V
V ₂₆	black level	YEXH = 1; I ² C-bus data 3FH	_	4.0	_	V
		YEXH = 1; I ² C-bus data 20H	_	2.0	_	V
a _r	Y matrix coefficients	$Y = a_r R + a_g G + a_b B$	0.27	0.30	0.33	
ag	Y matrix coefficients	$Y = a_r R + a_g G + a_b B$	0.53	0.59	0.65	
a_b	Y matrix coefficients	$Y = a_r R + a_g G + a_b B$	0.10	0.11	0.12	

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R ₂₆	differential output resistance		_	190	230	Ω
$\Delta \tau_{26}$	group delay time	between RGB outputs and Y output	20	25	30	ns
f _g	3 dB bandwidth		11	15	_	MHz
Automatic cut-of	ff control (pin 19; measurement periods s	see beam info on pin 19)				
V ₁₉	permissible voltage (also during scanning period)		_	_	V _P – 1.4	V
V _{REF0}	internally controlled voltage on pin 19	during leakage measurement time LM	2.4	2.7	3.0	V
I _{o19(max)}	maximum output current		-350	_	-250	μΑ
I _{i19(max)}	maximum input current		250	_	350	μΑ
R ₁₉	input resistance for measurement input		1	_	 -	ΜΩ
I ₁₉	additional input current	only during warm up	_	0.5	Ī-	mA
V ₁₉	threshold of warm up detector (active in line MG)		4.3	4.5	4.7	V
V _{MEAS}	difference between input voltage for cut-off and V _{REF0} ; adjustable via I ² C-bus (subaddress for reference: R: 07H, G: 08H and B: 09H)		_	_	_	-
	maximum V _{MEAS}	I ² C-bus data 3FH	1.45	1.6	1.75	V
	nominal V _{MEAS}	I ² C-bus data 20H	0.9	1.0	1.1	V
	minimum V _{MEAS}	I ² C-bus data 00H	0.4	0.45	0.5	V
Storage of cut-of	ff control voltage / output clamping volta	ge (pins 25, 23 and 21)	•	•	•	•
I _{25, 23, 21}	input currents of storage inputs outside of the measurement time		_	_	0.1	μΑ
I _{25, 23, 21(max)}	maximum charge / discharge current during measurement time		0.2	0.3	0.4	mA
G _{stg}	gain from storage pins 25, 23 and 21 to outputs		_	1.7	_	_
Storage of leaka	ge information (pin 17)					
I ₁₇	maximum charge / discharge current at time LM		300	400	-	μΑ
I ₁₇	discharge current	peak limiting during time MK active	_	4	_	mA
I ₁₇	leakage current	outside time LM	_	_	0.1	μΑ
V ₁₇	voltage to reset IC to switch on conditions	V ₁₇ is below	2.3	2.5	3.0	V

TDA4780

SYMBOL	MBOL PARAMETER CONDITIONS		MIN.	TYP.	MAX.	UNIT
Signal limiting (t	he limitation acts on contrast and at low	contrast on brightness)				
AVERAGE BEAM CU	RRENT LIMITING (PIN 15)					
V ₁₅	start of contrast reduction		_	4	_	V
ΔV_{15}	input range for full contrast reduction		_	-2	_	V
V ₁₅	start of brightness reduction		_	2.5	_	V
ΔV_{15}	input range for full brightness reduction		_	-1.6	_	V
I ₁₅	input current		_	_	-0.5	μΑ
	ING OF OUTPUT SIGNALS (PIN 16; THE LIMITATI ESS 0AH; CONTROL BIT RELC = 0))	ON ACTS 1H DELAYED; LIMIT	ΓING LEV	EL ADJU	STABLE E	ВҮ
V _{24, 22, 20(max)}	maximum limiting level	extrapolated from 2FH	6.8	_	7.2	V
V _{24, 22, 20(min)}	minimum limiting level	I ² C-bus data 00H	_	2.3	3	V
I _{16(max)}	maximum discharge current at peak drive	RELC = 0	4	_	6	mA
PEAK SIGNAL LIMIT	ING (PIN 16; CONTROL BIT RELC = 1; LIMITING	G LEVEL (V _{LIL}) ADJUSTABLE E	У I ² C-в	US (SUB	ADDRESS	OAH))
V _{LiL}		equal gain in white point adjust; signal only in one output channel; peak drive limiting starts, if the maximum of the RGB signals after white point adjustment exceeds a threshold				
	maximum limiting level	I ² C-bus data 3FH	3.2	3.5	4.0	V
	minimum limiting level	I ² C-bus data 00H	1.2	1.5	1.8	V
DISCHARGE CURRE	NTS (CUT-OFF MEASUREMENT LEVEL MX = M	R or MB or MG)				
I _{16(tot)(dch)}	total discharge current	$I_{16} = I_{16(1)} + I_{16(2)} + I_{16(3)}$	_	_	_	_
Threshold 1 (TH1))			•	•	
I _{16(1)(max)(dch)}	maximum discharge current	TH1 = MX + V _{LiL} ; 1 line delayed and low-pass filtered	4.5	6	7.5	mA
S	steepness		_	15	_	mA/V
Low-pass filter, co	ontrol bit TCPL					
t _{DPDL}	time constant low-pass filter	TCPL = 1 (at 1f _H); RELC = 1	0.9	1.2	1.5	μs
t _{DPDL}	time constant low-pass filter	TCPL = 0 (at 2f _H); RELC = 1	0.4	0.6	0.8	μs
Threshold 2 (TH2))		•	•	•	•
I _{16(2)(max)(dch)}	maximum discharge current	TH2 = MX + $V_{LiL} \times 1.10$; 1 line delayed	4.5	6	7.5	mA
S	steepness		_	15	_	mA/V

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Threshold 3 (TH3)		1	'	•	!	
I _{16(3)(max)(dch)}	maximum discharge current	TH3 = MX + V _{LiL} ; undelayed	0.45	0.6	0.75	mA
S	steepness		_	1.5	-	mA/V
CHARGE CURRENT				'	'	1
I ₁₆	charge current		-2	-1	-0.5	μΑ
V ₁₆	start of contrast reduction		_	4	-	V
ΔV ₁₆	input range for full contrast reduction		_	-2	-	V
V ₁₆	start of brightness reduction		_	2.5	-	V
ΔV_{16}	input range for full brightness reduction		_	-1.6	-	V
V _{16(max)}	maximum voltage by internal limitation		4.5	-	-	V
Hue adjust outpu	t (pin 26); note 14	1	'	!	!	
V _{o26(min)}	minimum output voltage	YEXH = 0; I ² C-bus data 00H	0.5	_	1.0	V
V _{o26(nom)}	nominal output voltage	YEXH = 0; I ² C-bus data 20H	3.0	3.2	3.4	V
V _{o26(max)}	maximum output voltage	YEXH = 0; I ² C-bus data 3FH	4.8	_	5.6	V
I ₂₆	current of internal emitter follower		500	700	-	μΑ
I ² C-bus inputs				•	•	•
f ₂₈	clock frequency range		0	_	100	kHz
t _{SU;DAT}	data set-up time		250	-	1_	ns
t _H	clock pulse HIGH		4	-	-	μs
tL	clock pulse LOW		4.7	_	-	μs
t _r	rise time		_	-	1	μs
t _f	fall time		_	-	0.3	μs
Input levels (pins	27 and 28)			•	•	•
V _{IL}	LOW level input voltage		_	-	1.5	V
V _{IH}	HIGH level input voltage		3.0	_	5.5	V
l _l	input current	V_{27} and $V_{28} = 0.4 \text{ V}$	-10	_	-	μΑ
		V_{27} and $V_{28} = 0.9V_P$	_	_	10	μΑ
Output level (pin	27)	•		•	•	
V _{OL}	LOW level output voltage		_	_	0.4	V
I _O	output current	V ₂₇ = 0.4 V	3.0	_	-	mA
	I .	1				

TDA4780

Notes to the characteristics

- 1. RGB signals controlled by saturation, adaptive black, contrast and brightness. Gamma affects the Y component of the internal RGB signals.
- 2. Adaptive black control acts on Y signal, which is either Y input or Y output from RGB matrix. Negative set-up is not affected. The level shift value is determined by the peak dark detector, operation selected by control bit ADBL. The peak dark detector is inactive during blanking. Peak dark detector activated by internal line counter, which starts after the end of the vertical blank of the sandcastle. Active from line 16 (after end of vertical sandcastle) to line 224 (NTSC mode, NMEN = 1) or line 272 (PAL mode, NMEN = 0). It is recommended to increase the contrast value (subaddress 02H) by 15% if ADBL = 1. The line numbers are doubled if control bit HDTV = 1.
- 3. At minimum gamma (3FH) any differences in black level steps are amplified by 6 dB.
- 4. For nominal saturation the range of values is:
 - a) 1FH is the minimum value that can be used
 - b) 20H is the typical value that can be used
 - c) 21H is the maximum value that can be used.
- 5. For nominal contrast the range of values is:
 - a) 20H is the minimum value that can be used
 - b) 22H is the typical value that can be used
 - c) 24H is the maximum value that can be used.

6.
$$\frac{\Delta V}{V_{nom}} = \frac{\Delta V_{24}}{V_{nom24}} - \frac{\Delta V_{22}}{V_{nom22}} = \frac{\Delta V_{24}}{V_{nom24}} - \frac{\Delta V_{20}}{V_{nom20}} = \frac{\Delta V_{22}}{V_{nom22}} - \frac{\Delta V_{20}}{V_{nom20}}$$
. For meaning of actual nominal signal see chapter "Characteristics".

- 7. Series resistor in supply voltage should be less than 0.3Ω .
- 8. At 1.0 V cut-off measurement level the function of the cut-off control loop is not guaranteed because the blanking level is limited to the minimum output voltage. For proper working a guide number for the minimum cut-off measurement level is 1.3 V.
- 9. For nominal AC gain settings the range of values is:
 - a) 21H is the minimum value that can be used
 - b) 22H is the typical value that can be used
 - c) 23H is the maximum value that can be used.

$$10. \ \frac{\Delta V}{V_{nom}} = \frac{\Delta V_{24}}{V_{nom24}} - \frac{\Delta V_{22}}{V_{nom22}} = \frac{\Delta V_{24}}{V_{nom24}} - \frac{\Delta V_{20}}{V_{nom20}} = \frac{\Delta V_{22}}{V_{nom22}} - \frac{\Delta V_{20}}{V_{nom20}} \ . \ \text{For meaning of actual nominal signal see chapter "Characteristics"}.$$

11. Sandcastle pulse detector (pin 14)

The sandcastle pulse is compared with 3 (control bit SC5 = 0) or 2 (SC5 = 1) internal threshold levels to separate the various pulses; the internal pulses are generated while the input is higher than the thresholds. The thresholds are independent of supply voltage and temperature.

RGB video processor with automatic cut-off control and gamma adjust

TDA4780

- 12. Blanking to ultra black level occurs during time DG except MR in R-channel, MG in G-channel, MB in B-channel (see Fig.10).
 - a) Leakage current measuring time:
 LM will start after the end of vertical sandcastle (see Fig.10).
 - b) Vertical blanking period and cut-off measurement lines (see Fig.10):
 - The vertical component will be identified if it contains 2 or more burst key pulses in the event of SC5 = 1 or two or more line pulses (H) in the event of SC5 = 0. The line counter is triggered by the leading edge.
 - The blanking time is valid for a vertical pulse detected by the sandcastle decoder.
 - The internal blank pulse is OR gated with the sandcastle vertical pulse and the end of the measurement pulses.
 - c) Insertion time: full line period.
 - d) Measurement time: line period minus horizontal period (50/60 Hz).
 - e) Line sequence of measuring lines (see Fig.10):
 - First line after end of horizontal pulse which followed the end of vertical pulse: leakage measurement LM First line after leakage measurement pulse: red measurement MR
 - Second line after leakage measurement pulse: green measurement MG
 - Third line after leakage measurement pulse: blue measurement MB.
- 13. Y output can be switched to hue adjust output via I²C-bus control bit YEXH. Output without sync pulse. Recommendation: Hue adjust DAC set to 3FH. Black level adjustable via hue adjust DAC.
- 14. Output can be switched to Y output via I²C-bus control bit YEXH (via I²C-bus, resolution 6-bit, bus subaddress 03H).

TDA4780

INTERNAL PIN CONFIGURATIONS

Abbreviations: OB: Open Base and CL: Clamp Pulse.

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	l or Z	INTERNAL CIRCUIT
1	fast switch 2 input			D.1 mA 0.1 mA 4.2 kΩ ESD protection 1 MGE883
2	red input 2	colour bars 5 V black CL MGE884	100 μΑ/ΟΒ	CL 2 + ESD 0.5 μA ESD protection 2 MGE885
3	green input 2	colour bars 5 V black CL	100 μΑ/ΟΒ	CL 3 B SD 0.5 μA ESD protection 3 MGE887

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
4	blue input 2	colour bars 5 V black CL MGE888	100 μΑ/ΟΒ	CL 4 + CL 4 + D.5 μA ESD protection 4 MGE889
5	supply voltage			ESD 5 protection + VP + 5 MGE890
6	colour difference input –(B – Y)	CL Colour bars	100 μΑ/ΟΒ	CL 6 + ESD 0.5 μA Protection 6 MGE892

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	l or Z	INTERNAL CIRCUIT
7	colour difference input –(R – Y)	colour bars CL MGE893	100 μΑ/ΟΒ	CL 7 + ESD 0.5 μA ESD protection 7 MGE894
8	luminance input	5 V colour bars CL MGE895	100 μΑ/ΟΒ	CL 8 8 0.5 μΑ ESD protection 8 MGE896
9	ground			no ESD protection circuit for ground pin

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
10	red input 1	colour bars 5 V black CL MGE898	100 μA/OB	CL 10 + ESD 0.5 µA ESD protection 10 MGE899
11	green input 1	colour bars 5 V black CL	100 μA/OB	CL 11 + ESD 0.5 μA ESD protection 11 MGE901
12	blue input 1	colour bars 5 V black CL MGE902	100 μΑ/ΟΒ	CL 12 + ESD 0.5 μA protection 12 MGE903

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
13	fast switch 1 input			0.2 mA 13 3.8 kΩ ESD protection 13
14	sandcastle pulse input	3-level sandcastle CL	37 kΩ (SC5 = 0)	50 μA 120 μA 1 kΩ 14 kΩ 1 kΩ 23 kΩ SC5=1 FSD protection 14
15	average beam current limiting input		ОВ	30 μA 2 kΩ 15 ESD protection MGE908

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
16	storage capacitor	outside peak drive	ОВ	
	for peak limiting	during peak drive (RELC = 1)	0 to 12 mA	+-
		during peak drive (RELC = 0)	5 mA	30 μA
				2 kΩ (16)
				4.2 V
				0 to 12 mA peak
				drive + detection
				(16)
				ESD protection
				М <i>GE</i> 909
17	storage capacitor for leakage current	outside leakage current measurement	ОВ	+
	compensation	during leakage current measurement	–400 μA to +400 μA	12 μA
		automatic switch to power on reset	4 mA	2.5 V
				17
				+ Switch to
				power on reset
				ESD (17) protection
				MGE910

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	l or Z	INTERNAL CIRCUIT
18	storage capacitor for peak dark		OB/0.26 mA	0.26 mA closed switch if peak dark detected closed switch during active measurement window 2 μA closed switch during active measurement window 2 μA closed switch during active measurement window mindow closed switch if peak dark detected closed switch during active measurement window closed switch closed switch during active measurement window closed switch closed swit
19	cut-off measurement input	3.7 V MR MG MB preclamp MGE912	-300 μA to +300 μA	preclamp 3.15 V to 4.3 V warm up finished FSD protection MGE913

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
20	blue output	BCOF = 0 1st line / sawtooth / signal / measurement pulse brightness	5 mA	ESD protection 20
		BCOF = 1 MOD2 = 1 2.5 V	5 mA	
21	blue cut-off storage capacitor	during cut-off control or during output clamping	OB -300 μA to +300 μA	2.5 V ESD protection (21) MGE918

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
22	green output	BCOF = 0 1st line / sawtooth / cut-off signal / measurement pulse brightness ultra black MGE919	5 mA	5 mA ESD
		BCOF = 1 MOD2 = 0 brightness 2.5 V	5 mA	protection (22) MGE922
		BCOF = 1 MOD2 = 1 2.5 V	5 mA	
23	green cut-off storage capacitor	during cut-off control or during output clamping	OB -300 μA to +300 μA	2.5 V ESD protection 23 MGE923

TDA4780


PIN	PIN NAME (DESCRIPTION)	WAVE FORM	I or Z	INTERNAL CIRCUIT
24	red output	BCOF = 0 1st line / sawtooth / signal / measurement pulse brightness	5 mA	5 mA ESD
		BCOF = 1 MOD2 = 0 brightness 2.5 V	5 mA	protection 24 MGE927
		BCOF = 1 MOD2 = 1 2.5 V	5 mA	
25	red cut-off storage capacitor	during cut-off control or during output clamping	OB -300 μA to +300 μA	2.5 V 2.5 V ESD protection (25) MGE928

TDA4780

PIN	PIN NAME (DESCRIPTION)	WAVE FORM	l or Z	INTERNAL CIRCUIT
26	Y output/hue adjust output	YEXH = 1 colour bars MGE929 YEXH = 0; DC 0.8 V to 5.0 V	0.7 mA	ESD protection 26
27	I ² C-bus serial data	outside acknowledge	ОВ	
	input/acknowledge output	during acknowledge	less than 0.1 V up to 4 mA due to external pull-up resistor	10 μA 2 kΩ 27 ESD protection MGE931
28	I ² C-bus serial clock input		ОВ	10 μA 2 kΩ 28 ESD protection MGE932

TDA4780

TEST AND APPLICATION INFORMATION




TDA4780

PACKAGE OUTLINE

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	36.0 35.0	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.20	0.020	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015AH				92-11-17 95-01-14

TDA4780

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

RGB video processor with automatic cut-off control and gamma adjust

TDA4780

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
1	

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America
Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. +45 32 88 2636, Fax. +45 31 57 1949 **Finland:** Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,

Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180,

Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 **Norway:** Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,

Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,

TAIPEI, Taiwan Tel. +886 2 2134 2870, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,

209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381

Uruguay: see South America **Vietnam:** see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1997

SCA53

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

547047/1200/02/pp44

e of release: 1997 Feb 06 Document order number: 9397 750 01716

Let's make things better.

Philips Semiconductors

