

TCN75

2-Wire Serial Temperature Sensor and Thermal Monitor


Features

- Solid-State Temperature Sensing; 0.5°C Accuracy (Typ.)
- Operates from -55°C to +125°C
- Operating Supply Range: 2.7V to 5.5V
- Programmable Trip Point and Hysteresis with Power-up Defaults
- · Standard 2-Wire Serial Interface
- Thermal Event Alarm Output Functions as Interrupt or Comparator / Thermostat Output
- Up to 8 TCN75s may Share the Same Bus
- Shutdown Mode for Low Standby Power Consumption
- 5V Tolerant I/O at V_{DD} = 3V
- · Low Power:
 - 250µA (Typ.) Operating
 - 1μA (Typ.) Shutdown Mode
- · 8-Pin SOIC and MSOP Packaging

Applications

- Thermal Protection for High Performance CPUs
- · Solid-State Thermometer
- · Fire/Heat Alarms
- Thermal Management in Electronic Systems:
 - Computers
 - Telecom Racks
 - Power Supplies / UPS/ Amplifiers
- · Copiers / Office Electronics
- · Consumer Electronics
- Process Control

Package Type



General Description

The TCN75 is a serially programmable temperature sensor that notifies the host controller when ambient temperature exceeds a user programmed set point. Hysteresis is also programmable. The INT/CMPTR output is programmable as either a simple comparator for thermostat operation or as a temperature event interrupt. Communication with the TCN75 is accomplished via a two-wire bus that is compatible with industry standard protocols. This permits reading the current temperature, programming the set point and hysteresis, and configuring the device.


The TCN75 powers up in Comparator mode with a default set point of 80°C with 5°C hysteresis. Defaults allow independent operation as a stand-alone thermostat. A shutdown command may be sent via the 2-wire bus to activate the low power Standby mode. Address selection inputs allow up to eight TCN75s to share the same 2-wire bus for multizone monitoring.

All registers can be read by the host and the INT/CMPTR output's polarity is user programmable. Both polled and interrupt driven systems are easily accommodated. Small physical size, low installed cost, and ease of use make the TCN75 an ideal choice for implementing sophisticated system management schemes.

Device Selection Table

Part Number	Supply Voltage	Package	Junction Temperature Range
TCN75-3.3MOA	3.3	8-Pin SOIC	-55°C to +125°C
TCN75-5.0MOA	5.0	8-Pin SOIC	-55°C to +125°C
TCN75-3.3MUA	3.3	8-Pin MSOP	-55°C to +125°C
TCN75-5.0MUA	5.0	8-PIn MSOP	-55°C to +125°C

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Supply Voltage (V _{DD})6.0V
ESD Susceptibility (Note 3)1000V
Voltage on Pins: $ {\rm A0,A1,A2} \ ({\rm GND-0.3V}) \ to \ ({\rm V_{DD}+0.3V}) $
Voltage on Pins: SDA, SCL, INT/CMPTR (GND – $0.3V$) to $5.5V$
Thermal Resistance (Junction to Ambient) 8-Pin SOIC170°C/W 8-Pin MSOP250°C//W
Operating Temperature Range (T _J): -55°C to +125°C
Storage Temperature Range (T _{STG}): -65°C to +150°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TCN75 ELECTRICAL SPECIFICATIONS


Electrical C	Characteristics: V _{DD} = 2.7V - 5.5V, -5	5°C ≤ (T _A = 7	「 _J) ≤ 12	5°C, unless	otherwis	e noted.		
Symbol	Parameter	Min	Тур	Max	Units	Test Conditions		
Power Sup	ply							
V _{DD}	Power Supply Voltage	2.7	_	5.5	_			
I _{DD}	Operating Current	_ _	0.250 —	 1.0	mA	Serial Port Inactive (T _A = T _J = 25°C) Serial Port Active		
I _{DD1}	Standby Supply Current	_	1	_	μΑ	Shutdown Mode, Serial Port Inactive (T _A = T _J = 25°C)		
INT/CMPTF	R Output							
I _{OL}	Sink Current: INT/CMPTR, SDA Outputs	_	1	4	mA	Note 1		
t _{TRIP}	INT/CMPTR Response Time	1	_	6	t _{CONV}	User Programmable		
V _{OL}	Output Low Voltage		_	0.8	V	I _{OL} = 4.0mA		
Temp-to-Bits Converter								
ΔΤ	Temperature Accuracy (Note 2)	_	±3	_	°C	-55°C ≤ T _A ≤ +125°C		
						$V_{DD} = 3.3V$: TCN75-3.3MOA, TCN75-3.3MUA $V_{DD} = 5.0V$: TCN75-5.0MOA, TCN75-5.0MUA		
		_	±0.5	±3	°C	25°C ≤ T _A ≤ 100°C		
t _{CONV}	Conversion Time		55	_	msec			
T _{SET(PU)}	TEMP Default Value		80	_	°C	Power-up		
T _{HYST(PU)}	T _{HYST} Default Value	_	75	_	°C	Power-up		
2-Wire Seri	al Bus Interface							
V _{IH}	Logic Input High	V _{DD} x 0.7	_	_	V			
V _{IL}	Logic Input Low	_	_	V _{DD} x 0.3	V			
V _{OL}	Logic Output Low		_	0.4	V	I _{OL} = 3mA		
C _{IN}	Input Capacitance SDA, SCL	_	15	_	pF			
I _{LEAK}	I/O Leakage		±100	_	pА	$(T_A = T_J = 25^{\circ}C)$		
I _{OL(SDA)}	SDA Output Low Current	_	_	6	mA			

TCN75 ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical (Electrical Characteristics: $2.7\text{V} \le \text{V}_{DD} \le 5.5\text{V}$; $-55^{\circ}\text{C} \le (\text{T}_{A} = \text{T}_{J}) \le 125^{\circ}\text{C}$, $\text{C}_{L} = 80\text{pF}$, unless otherwise noted.										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions					
Serial Port	Serial Port Timing										
f _{SC}	Serial Port Frequency	0	100	400	kHz						
t_{LOW}	Low Clock Period	1250	_	_	nsec						
t _{HIGH}	High Clock Period	1250	_		nsec						
t _R	SCL and SDA Rise Time	_	_	250	nsec						
t _F	SCL and SDA Fall Time	_	_	250	nsec						
t _{SU(START)}	START Condition Setup Time (for repeated START Condition)	1250	_	_	nsec						
t _{SC}	SCL Clock Period	2.5	_	_	μsec						
t _{H(START)}	START Condition Hold Time	100	_	_	nsec						
t _{DSU}	Data in Setup Time to SCL High	100	_	_	nsec						
t _{DH}	Data in Hold Time after SCL Low	0	_	_	nsec						
t _{SU(STOP)}	STOP Condition Setup Time	100	_	_	nsec						
t _{IDLE}	Bus Free Time Prior to New Transition	1250	_	_	nsec						

- Note 1: Output current should be minimized for best temperature accuracy. Power dissipation within the TCN75 will cause self-heating and temperature drift. At maximum rated output current and saturation voltage, 4mA and 0.8V, respectively, the error amounts to 0.544°C for the SOIC
 - 2: All part types of the TCN75 will operate properly over the wider power supply range of 2.7V to 5.5V. Each part type is tested and specified for rated accuracy at its nominal supply voltage. As V_{DD} varies from the nominal value, accuracy will degrade 1°C/V of V_{DD} change.
 - 3: Human body model, 100pF discharged through a 1.5k resistor.

TIMING DIAGRAM



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.


TABLE 2-1: PIN FUNCTION TABLE

Pin Number (8-Pin SOIC) 8-Pin MSOP)	Symbol	Description
1	SDA	Bi-directional Serial Data.
2	SCL	Serial Data Clock Input.
3	INT/CMPTR	Interrupt or Comparator Output.
4	GND	System Ground.
5	A ₂	Address Select Pin (MSB).
6	A ₁	Address Select Pin.
7	A_0	Address Select Pin (LSB).
8	V _{DD}	Power Supply Input

3.0 DETAILED DESCRIPTION

A typical TCN75 hardware connection is shown in Figure 3-1.

FIGURE 3-1: TYPICAL APPLICATION



3.1 Serial Data (SDA)

Bi-directional. Serial data is transferred in both directions using this pin.

3.2 Serial Clock (SCL)

Input. Clocks data into and out of the TCN75.

3.3 INT/CMPTR

Open Collector, Programmable Polarity. In Comparator mode, unconditionally driven active any time temperature exceeds the value programmed into the T_{SFT} register. INT/CMPTR will become inactive when temperature subsequently falls below the THYST setting. (See Section 5.0, Register Set and Programmer's Model). In Interrupt mode, INT/CMPTR is also made active by TEMP exceeding T_{SFT}; it is unconditionally RESET to its inactive state by reading any register via the 2-wire bus. If and when temperature falls below THYST, INT/CMPTR is again driven active. Reading any register will clear the T_{HYST} interrupt. In Interrupt mode, the INT/CMPTR output is unconditionally RESET upon entering Shutdown mode. If programmed as an activelow output, it can be wire-ORed with any number of other open collector devices. Most systems will require a pull-up resistor for this configuration.

Note that current sourced from the pull-up resistor causes power dissipation and may cause internal heating of the TCN75. To avoid affecting the accuracy of ambient temperature readings, the pull-up resistor should be made as large as possible. INT/CMPTR's output polarity may be programmed by writing to the INT/CMPTR POLARITY bit in the CONFIG register. The default is active low.

3.4 Address (A2, A1, A0)

Inputs. Sets the three Least Significant bits of the TCN75 8-bit address. A match between the TCN75's address and the address specified in the serial bit stream must be made to initiate communication with the TCN75. Many protocol-compatible devices with other addresses may share the same 2-wire bus.

3.5 Slave Address

The four Most Significant bits of the Address Byte (A6, A5, A4, A3) are fixed to 1001[B]. The states of A2, A1 and A0 in the serial bit stream must match the states of the A2, A1 and A0 address inputs for the TCN75 to respond with an Acknowledge (indicating the TCN75 is on the bus and ready to accept data). The Slave Address is represented in Table 3-1.

TABLE 3-1: TCN75 SLAVE ADDRESS

1	0	0	1	A2	A1	A0
MSB						LSBS

3.6 Comparator/Interrupt Modes

INT/CMPTR behaves differently depending on whether the TCN75 is in Comparator mode or Interrupt mode. Comparator mode is designed for simple thermostatic operation. INT/CMPTR will go active anytime TEMP exceeds T_{SET}. When in Comparator mode, INT/CMPTR will remain active until TEMP falls below T_{HYST}, whereupon it will RESET to its inactive state. The state of INT/CMPTR is maintained in Shutdown mode when the TCN75 is in Comparator mode. In Interrupt mode, INT/CMPTR will remain active indefinitely, even if TEMP falls below T_{HYST}, until any register is read via the 2-wire bus. Interrupt mode is better suited to interrupt driven microprocessor-based

systems. The INT/CMPTR output may be wire-OR'ed with other interrupt sources in such systems. Note that a pull-up resistor is necessary on this pin since it is an open-drain output. Entering Shutdown mode will unconditionally RESET INT/CMPTR when in Interrupt mode.

4.0 SHUTDOWN MODE

When the appropriate bit is set in the configuration register (CONFIG) the TCN75 enters its low power Shutdown mode ($I_{DD} = 1\mu A$, typical) and the temperature-to-digital conversion process is halted. The TCN75's bus interface remains active and TEMP, T_{SET} , and T_{HYST} may be read from and written to. Transitions on SDA or SCL due to external bus activity may increase the standby power consumption. If the TCN75 is in Interrupt mode, the state of INT/CMPTR will be RESET upon entering Shutdown mode.

4.1 Fault Queue

To lessen the probability of spurious activation of INT/CMPTR the TCN75 may be programmed to filter out transient events. This is done by programming the desired value into the Fault Queue. Logic inside the TCN75 will prevent the device from triggering INT/CMPTR unless the programmed number of sequential temperature-to-digital conversions yield the same qualitative result. In other words, the value reported in TEMP must remain above T_{SET} or below T_{HYST} for the consecutive number of cycles programmed in the Fault Queue. Up to a six-cycle "filter" may be selected. See Section 5.0, Register Set and Programmer's Model.

4.2 Serial Port Operation

The Serial Clock input (SCL) and bi-directional data port (SDA) form a 2-wire bi-directional serial port for programming and interrogating the TCN75. The following table indicates TCN75 conventions that are used in this bus scheme.

TABLE 4-1: SERIAL BUS CONVENTIONS

Term	Explanation
Transmitter	The device sending data to the bus.
Receiver	The device receiving data from the bus.
Master	The device which controls the bus: initiating transfers (START), generating the clock, and terminating transfers (STOP).
Slave	The device addressed by the master.
START	A unique condition signaling the beginning of a transfer indicated by SDA falling (High- Low) while SCL is high.
STOP	A unique condition signaling the end of a transfer indicated by SDA rising (Low - High) while SCL is high.
ACK	A Receiver acknowledges the receipt of each byte with this unique condition. The Receiver drives SDA low during SCL high of the ACK clock-pulse. The Master provides the clock pulse for the ACK cycle.
NOT Busy	When the bus is idle, both SDA & SCL will remain high.
Data Valid	The state of SDA must remain stable during the High period of SCL in order for a data bit to be considered valid. SDA only changes state while SCL is low during normal data transfers. (See START and STOP conditions).

All transfers take place under control of a host, usually a CPU or microcontroller, acting as the Master, which provides the clock signal for all transfers. The TCN75 always operates as a Slave. This serial protocol is illustrated in Figure 5-1. All data transfers have two phases; and all bytes are transferred MSB first. Accesses are initiated by a START condition, followed by a device address byte and one or more data bytes. The device address byte includes a Read/Write selection bit. Each access must be terminated by a STOP condition. A convention called Acknowledge (ACK) confirms receipt of each byte. Note that SDA can change only during periods when SCL is LOW (SDA changes while SCL is HIGH are reserved for START and STOP conditions).

4.3 START Condition (START)

The TCN75 continuously monitors the SDA and SCL lines for a START condition (a HIGH to LOW transition of SDA while SCL is HIGH), and will not respond until this condition is met.

4.3.1 ADDRESS BYTE

Immediately following the START condition, the host must next transmit the address byte to the TCN75. The four Most Significant bits of the Address Byte (A6, A5, A4, A3) are fixed to 1001(B). The states of A2, A1 and A0 in the serial bit stream must match the states of the A2, A1 and A0 address inputs for the TCN75 to respond with an Acknowledge (indicating the TCN75 is on the bus and ready to accept data). The eighth bit in the Address Byte is a Read/Write Bit. This bit is a '1' for a read operation or '0' for a write operation.

4.3.2 ACKNOWLEDGE (ACK)

Acknowledge (ACK) provides a positive handshake between the host and the TCN75. The host releases SDA after transmitting eight bits then generates a ninth clock cycle to allow the TCN75 to pull the SDA line LOW to acknowledge that it successfully received the previous eight bits of data or address.

4.3.3 DATA BYTE

After a successful ACK of the address byte, the host must next transmit the data byte to be written or clock out the data to be read. (See the appropriate timing diagrams.) ACK will be generated after a successful write of a data byte into the TCN75.

4.3.4 STOP CONDITION (STOP)

Communications must be terminated by a STOP condition (a LOW to HIGH transition of SDA while SCL is HIGH). The STOP condition must be communicated by the transmitter to the TCN75.

4.3.5 POWER SUPPLY

To minimize temperature measurement error, the TCN75-3.3MOA and TCN75-3.3MUA are factory calibrated at a supply voltage of 3.3V $\pm 5\%$ and the TCN75-5.0MOA and TCN75-5.0MUA are factory calibrated at a supply voltage of 5V $\pm 5\%$. Either device is fully operational over the power supply voltage range of 2.7V to 5.5V, but with a lower measurement accuracy. The typical value of this power supply-related error is $\pm 2^{\circ}\text{C}$.

5.0 REGISTER SET AND PROGRAMMER'S MODEL

TABLE 5-1: REGISTER (POINT), 8 BITS, WRITE ONLY

D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
	Мι	ıst Be S	Set To Z	ero		Poi	nter

Re	Register Selection Via the Pointer Register									
D1	D0 Register Selection									
0	0	TEMP								
0	1	CONFIG								
1	0	T _{HYST}								
1	1	T _{SET}								

TABLE 5-2: CONFIGURATION REGISTER (CONFIG), 8 BITS, READ/WRITE

D	D	D	D	D	D	D	D
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Мι	Must Be Set		Fault		INT/	COMP	Shut-
•	To Zero		Queue		CMPTR,	/INT	down
					Polarity		

D0: Shutdown:

0 = Normal Operation

1 = Shutdown Mode

D1: CMPTR/INT:

0 = Comparator Mode

1 = Interrupt Mode

D2: INT/CMPTR POLARITY:

0 = Active Low

1 = Active High

D3 - D4: Fault Queue: Number of sequential temperature-to-digital conversions with the same result before the INT/CMPTR output is updated:

D4	D3	Number of Conversions
0	0	1 (Power-up default)
0	1	2
1	0	4
1	1	6

TABLE 5-3: TEMPERATURE (TEMP) REGISTER, 16 BITS, READ ONLY

The binary value in this register represents ambient temperature following a conversion cycle.

D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
MSB	D7	D6	D5	D4	D3	D2	D1	LSB	Χ	Х	Х	Х	Χ	Χ	Х

TABLE 5-4: TEMPERATURE SET POINT (T_{SET}) REGISTER, 16 BITS, READ/WRITE

D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
MSB	D7	D6	D5	D4	D3	D2	D1	LSB	Х	Х	Χ	Х	Χ	Χ	Х

TABLE 5-5: HYSTERESIS (T_{HYST}) REGISTER, 16 BITS, READ/WRITE

	D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
ľ	MSB	D7	D6	D5	D4	D3	D2	D1	LSB	X	X	Χ	Χ	Χ	Χ	Х

In the TEMP, T_{SET} , and T_{HYST} registers, each unit value represents one-half degree (Celsius). The value is in 2's - complement binary format such that a reading of 000000000b corresponds to 0°C. Examples of this temperature to binary value relationship are shown in Table 5-6.


TABLE 5-6: TEMPERATURE TO DIGITAL VALUE CONVERSION

Temperature	Binary Value	HEX Value			
+125°C	0 11111010	0FA			
+25°C	0 00110010	032			
+0.5°C	0 00000001	001			
0°C	0 00000000	00			
0.5°C	1 11111111	1FF			
-25°C	1 11001110	1CE			
-40°C	1 10110000	1B0			
-55°C	1 10010010	192			


TABLE 5-7: TCN75'S REGISTER SET SUMMARY

Name	Name Description		Read	Write	Notes
TEMP	Ambient Temperature	16	Х		2's Complement Format
TSET	SET Temperature Setpoint		Х	Х	2's Complement Format
T _{HYST}	Temperature Hysteresis		Х	Χ	2's Complement Format
POINT	Register Pointer	8	Х	Χ	
CONFIG Configuration Register		8	Х	Х	

FIGURE 5-1: TIMING DIAGRAMS



TIMING DIAGRAMS (CONTINUED)





6.0 PACKAGING INFORMATION

6.1 **Package Marking Information**


Package marking data not available at this time.


6.2 **Taping Form**





6.3 Package Dimensions





SALES AND SUPPORT

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office
- 1. 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- The Microchip Worldwide Site (www.microchip.com) 3.

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

TCN75

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350

Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW

Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Microchip Technology Consulting (Shanghai)

Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

Co., Ltd., Beijing Liaison Office

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China

Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai)

Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China

Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divvasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02

