

5V Precision Data Acquisition Subsystems

Features

- Precision (up to 17-Bits) A/D Converter
- 3-Wire Serial Port
- Flexible: User Can Trade Off Conversion Speed For Resolution
- Single Supply Operation
- -5V Output Pin
- 4 Input, Differential Analog MUX (TC534)
- Automatic Input Polarity and Overrange Detection
- Low Operating Current: 5mA Max
- Wide Analog Input Range: $\pm 4.2V$ Max
- Cost Effective


Applications

- Precision Analog Signal Processor
- Precision Sensor Interface
- High Accuracy DC Measurements

Device Selection Table

Part Number	Package	Temperature Range
TC530COI	28-Pin SOIC	0°C to +70°C
TC530CPJ	28-Pin PDIP (Narrow)	0°C to +70°C
TC534CKW	44-Pin PQFP	0°C to +70°C
TC534CPL	40-Pin PDIP	0°C to +70°C

Package Types



TC530/TC534

General Description


The TC530/TC534 are serial analog data acquisition subsystems ideal for high precision measurements (up to 17-bits plus sign). The TC530 consists of a dual slope integrating A/D converter, negative power supply generator and 3 wire serial interface port. The TC534 is identical to the TC530, but adds a four channel differential input multiplexer. Key A/D converter operating parameters (Auto Zero and Integration time) are programmable, allowing the user to trade conversion time for resolution.

Data conversion is initiated when the RESET input is brought low. After conversion, data is loaded into the output shift register and $\overline{\text{EOC}}$ is asserted, indicating

new data is available. The converted data (plus Over-range and polarity bits) is held in the output shift register until read by the processor or until the next conversion is completed, allowing the user to access data at any time.

The TC530/TC534 timebase can be derived from an external crystal of 2MHz (max) or from an external frequency source. The TC530/TC534 requires a single 5V power supply and features a -5V, 10mA output which can be used to supply negative bias to other components in the system.

Typical Application



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Supply Voltage +6V
 Analog Input Voltage (V_{IN+} or V_{IN-})..... V_{DD} to V_{SS}
 Logic Input Voltage..... ($V_{DD} + 0.3V$) to ($GND - 0.3V$)
 Ambient Operating Temperature Range:
 PDIP Package (C)..... 0°C to +70°C
 SOIC Package (C) 0°C to +70°C
 PQFP Package (C) 0°C to +70°C
 Storage Temperature Range..... -65°C to +150°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TC530/TC530A/TC534 ELECTRICAL SPECIFICATIONS

Electrical Characteristics: $V_{DD} = V_{CCD}$, $C_{AZ} = C_{REF} = 0.47\mu F$, unless otherwise specified.									
Symbol	Parameter	$T_A = +25^\circ C$			$T_A = 0^\circ C \text{ to } +70^\circ C$			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
V_{DD}	Analog Power Supply Voltage	4.5	5.0	5.5	4.5	—	5.5	V	
V_{CCD}	Digital Power Supply Voltage	4.5	5.0	5.5	4.5	—	5.5	V	
P_D	TC530/TC534 Total Power Dissipation	—	—	25	—	—	—	mΩ	$V_{DD} = V_{CCD} = 5V$
I_S	Supply Current ($V_S + P_{IN}$)	—	1.8	2.5	—	—	3.0	mA	
I_{CCD}	Supply Current ($V_{CCD} P_{IN}$)	—	—	1.5	—	—	1.7	mA	$F_{OSC} = 1MHz$
Analog									
R	Resolution	—	—	±17	—	—	±17	Bits	Note 1
ZSE	Zero Scale Error with Auto Zero Phase	—	—	0.5	—	0.005	0.012	% F.S.	
ENL	End Point Linearity	—	0.015	0.030	—	0.015	0.045	% F.S.	Note 1 and Note 2
NL	Max. Deviation from Best Straight Line Fit	—	0.008	0.015	—	—	—	% F.S.	Note 1 and Note 2
ZS_{TC}	Zero Scale Temperature Coefficient	—	—	—	—	1	2	$\mu V/^\circ C$	
SYE	Rollover Error	—	.012	—	—	.03	—	% F.S.	Note 3
FS_{TC}	Full Scale Temperature Coefficient	—	—	—	—	10	—	ppm/ °C	Ext. V_{REF} T.C. = 0ppm/°C
I_{IN}	Input Current	—	6	—	—	—	—	pA	$V_{IN} = 0V$
V_{CMR}	Common-Mode Voltage Range	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	V	
V_{INT}	Integrator Output Swing	$V_{SS} + 0.9$	—	$V_{DD} - 0.9$	$V_{SS} + 0.9$	—	$V_{DD} - 0.9$	V	
V_{IN}	Analog Input Signal Range	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	V	
V_{REF}	Voltage Reference Range	$V_{SS} + 1$	—	$V_{DD} - 1$	$V_{DD} + 1$	—	$V_{DD} - 1$	V	
T_D	Zero Crossing Comparator Delay	—	2.0	—	—	3.0	—	μsec	

- Note** 1: Integrate time $\geq 66msec$, Auto Zero time $\geq 66msec$, $V_{INT} (pk) = 4V$.
 2: End point linearity at $\pm 1/4$, $\pm 1/2 \pm 3/4$, F.S. after full scale adjustment.
 3: Rollover error is related to capacitor used for C_{INT} . See Table 5-2, Recommended Capacitor for C_{INT} .
 4: TC534 Only.

TC530/TC534

TC530/TC530A/TC534 ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: $V_{DD} = V_{CCD}$, $C_{AZ} = C_{REF} = 0.47\mu F$, unless otherwise specified.									
Symbol	Parameter	$T_A = +25^{\circ}C$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Serial Port Interface									
V_{IH}	Input Logic HIGH Level	2.5	—	—	2.5	—	—	V	
V_{IL}	Input Logic LOW Level	—	—	0.8	—	—	0.8	V	
I_{IN}	Input Current (DI, DO, D_{CLK})	—	—	10	—	—	—	μA	
V_{OL}	Logic LOW Output Voltage (EOC)	—	0.2	0.3	—	—	0.35	V	$I_{OUT} = 250\mu A$
T_R, T_F	Rise and Fall Times (EOC, DI, DO)	—	—	250	—	250		nsec	$C_L = 10pF$
F_{XTL}	Crystal Frequency	—	—	2.0	—	—	2.0	MHz	
F_{EXT}	External Frequency on OSC_{IN}	—	—	4.0	—	—	4.0	MHz	
T_{RS}	Read Setup Time	1	—	—	—	1	—	μsec	
T_{RD}	Read Delay Time	250	—	—	—	250		nsec	
T_{DRS}	D_{CLK} to D_{OUT} Delay	450	—	—	—	450		nsec	
T_{PWL}	D_{CLK} LOW Pulse Width	150	—	—	—	150		nsec	
T_{PWH}	D_{CLK} HIGH Pulse Width	150	—	—	—	150		nsec	
T_{DR}	Data Ready Delay	200	—	—	—	200		nsec	
R_{OUT}	Output Resistance	—	65	85	—	—	100	Ω	$I_{OUT} = 10mA$
F_{CLK}	Oscillator Frequency	—	100	—	—	—	—	kHz	$C_{OSC} = 0$
I_{OUT}	V_{SS} Output Current	—	—	10	—	—	10	mA	
Multiplexer									
V_{IMMAX}	Maximum Input Voltage	-2.5	—	2.5	-2.5	—	2.5	V	
$R_{DS ON}$	Drain/Source ON Resistance	—	6	10	—	—	—	k Ω	

- Note**
- 1: Integrate time $\geq 66msec$, Auto Zero time $\geq 66msec$, $V_{INT} (pk) = 4V$.
 - 2: End point linearity at $\pm 1/4$, $\pm 1/2 \pm 3/4$, F.S. after full scale adjustment.
 - 3: Rollover error is related to capacitor used for C_{INT} . See Table 5-2, Recommended Capacitor for C_{INT} .
 - 4: TC534 Only.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1

TABLE 2-1: PIN FUNCTION TABLE

Pin Number (TC530) 28-Pin PDIP	Pin Number (TC530) 28-Pin SOIC	Pin Number (TC534) 40-Pin PDIP	Pin Number (TC534) 44-Pin PQFP	Symbol	Description
1	1	1	40	V _{SS}	Analog output. Negative power supply converter output and reservoir capacitor connection. This output can be used to provide negative bias to other devices in the system.
2	2	2	41	C _{INT}	Analog output. Integrator capacitor connection and integrator output.
3	3	3	42	C _{AZ}	Analog input. Auto Zero capacitor connection.
4	4	4	43	BUF	Analog output. Integrator capacitor connection and voltage buffer output.
5	5	5	2	ACOM	Analog input. This pin is ground for all of the analog switches in the A/D converter. It is grounded for most applications. ACOM and the input common pin (V _{IN} - or CHX-) should be within the common mode range, CMR.
6	6	6	3	C _{REF} -	Analog Input. Reference cap negative connection.
7	7	7	4	C _{REF} +	Analog Input. Reference cap positive connection.
8	8	8	5	V _{REF} -	Analog Input. External voltage reference negative connection.
9	9	9	6	V _{REF} +	Analog Input. External voltage reference positive connection.
Not Used	Not Used	10	7	CH4-	Analog Input. Multiplexer channel 4 negative differential
Not Used	Not Used	11	8	CH3-	Analog Input. Multiplexer channel 3 negative differential
Not Used	Not Used	12	9	CH2-	Analog Input. Multiplexer channel 2 negative differential
Not Used	Not Used	13	10	CH1-	Analog Input. Multiplexer channel 1 negative differential
Not Used	Not Used	14	11	CH4+	Analog Input. Multiplexer channel 4 positive differential
Not Used	Not Used	15	12	CH3+	Analog Input. Multiplexer channel 3 positive differential
Not Used	Not Used	16	13	CH2+	Analog Input. Multiplexer channel 2 positive differential
Not Used	Not Used	17	14	CH1+	Analog Input. Multiplexer channel 1 positive differential
10	10	Not Used	Not Used	V _N -	Analog Input. Negative differential analog voltage input.
11	11	Not Used	Not Used	V _{IN} +	Analog Input. Positive differential analog voltage input.
12	12	18	15	DGND	Analog Input. Ground connection for serial port circuit.
Not Used	Not Used	19	16	A1	Logic Level Input. Multiplexer address MSB.
Not Used	Not Used	20	17	A0	Logic Level Input. Multiplexer address LSB.
14	14	21	18	OSC _{OUT}	Analog Input. Timebase for state machine. This pin connects to one side of an AT-cut crystal having an effective series resistance of 100Ω (typ) and a parallel capacitance of 20pF. If an external frequency source is used to clock the TC530/TC534 this pin must be left floating.
15	15	22	19	OSC _{IN}	Analog Input. This pin connects to the other side of the crystal described in OSC _{OUT} above. The TC530/TC534 may also be clocked from an external frequency source connected to this pin. The external frequency source must be a pulse wave form with a minimum 30% duty cycle and rise and fall times 15nsec (Max). If an external frequency source is used, OSC _{OUT} must be left floating. A maximum operating frequency of 2MHz (crystal) or 4MHz (external clock source) is permitted.

TC530/TC534

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number (TC530) 28-Pin PDIP	Pin Number (TC530) 28-Pin SOIC	Pin Number (TC534) 40-Pin PDIP	Pin Number (TC534) 44-Pin PQFP	Symbol	Description
16	16	23	20	D _{OUT}	Logic Level Output. Serial port data output pin. This pin is enabled only when $\overline{R/\overline{W}}$ is high.
17	17	24	21	D _{CLK}	Logic Input, Positive and Negative Edge Triggered. Serial port clock. When $\overline{R/\overline{W}}$ is high, serial data is clocked out of the TC530/TC534A (on D _{OUT}) at each high-to-low transition of D _{CLK} . A/D initialization data (LOAD VALUE) is clocked into the TC530/TC534 (on D _{IN}) at each low-to-high transition of D _{CLK} . A maximum serial port D _{CLK} frequency of 3MHz is permitted.
18	18	25	22	D _{IN}	Logic Level Input. Serial port input pin. The A/D converter integration time (T _{INT}) and Auto Zero time (T _{AZ}) values are determined by the LOAD VALUE byte clocked into this pin. This initialization must take place at power up, and can be rewritten (or modified and rewritten) at any time. The LOAD VALUE is clocked into D _{IN} MSB first.
19	19	26	23	$\overline{R/\overline{W}}$	Logic Level Input. This pin must be brought low to perform a write to the serial port (e.g. initialize the A/D converter). The D _{OUT} pin of the serial port is enabled only when this pin is high.
20	20	27	24	\overline{EOC}	Open Drain Output. End-of-Conversion (\overline{EOC}) is asserted any time the TC530/TC534 is in the AZ phase of conversion. This occurs when either the TC530/TC534 initiates a normal AZ phase or when RESET is pulled high. \overline{EOC} is returned high when the TC530/TC534 exits AZ. Since \overline{EOC} is driven low immediately following completion of a conversion cycle, it can be used as a DATA READY processor interrupt.
21	21	30	28	RESET	Logic Level Input. It is necessary to force the TC530/TC534 into the Auto Zero phase when power is initially applied. This is accomplished by momentarily taking RESET high. Using an I/O port line from the microprocessor or by applying an external system reset signal or by connecting a 0.01 μ F capacitor from the RESET input to V _{DD} . Conversions are performed continuously as long as RESET is low and conversion is halted when RESET is high. RESET may therefore be used in a complex system to momentarily suspend conversion (for example, while the address lines of an input multiplexer are changing state). In this case, RESET should be pulled high only when the \overline{EOC} is LOW to avoid excessively long integrator discharge times which could result in erroneous conversion. (See <i>Applications</i> Section).
22	22	32	30	V _{CCD}	Analog Input. Power supply connection for digital logic and serial port. Proper power-up sequencing is critical, see the <i>Applications</i> section.
23	23	34	32	OSC	Input. The negative power supply converter normally runs at a frequency of 100kHz. This frequency can be slowed down to reduce quiescent current by connecting an external capacitor between this pin and V ⁺ _{DD} . See Section 6.0, Typical Characteristics.
25	25	37	35	V _{DD}	Analog Input. Power supply connection for the A/D analog section and DC-DC converter. Proper power-up sequencing is critical, (See the <i>Applications</i> section).

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number (TC530) 28-Pin PDIP	Pin Number (TC530) 28-Pin SOIC	Pin Number (TC534) 40-Pin PDIP	Pin Number (TC534) 44-Pin PQFP	Symbol	Description
26	26	38	36	CAP+	Analog Input. Storage capacitor positive connection for the DC/DC converter.
27	27	39	37	AGND	Analog Input. Ground connection for DC/DC converter.
28	28	40	38	CAP-	Analog Input. Storage capacitor negative connection for the DC/DC converter.
13, 24	13, 24	28, 29, 31, 33, 35, 36	1, 25, 26, 27, 29, 31, 33, 34, 39, 44	NC	No connect. Do not connect any signal to these pins.

3.0 DETAILED DESCRIPTION

3.1 Dual Slope Integrating Converter

The TC530/TC534 dual slope converter operates by integrating the input signal for a fixed time period, then applying an opposite polarity reference voltage while timing the period (counting clocks pulses) for the integrator output to cross 0V (deintegrating). The resulting count is read as conversion data.

A simple mathematical expression that describes dual slope conversion is:

EQUATION 3-1:

$$\text{Integrate Voltage} = \text{De-integrate Voltage}$$

EQUATION 3-2:

$$\frac{1}{R_{\text{INT}}C_{\text{INT}}} \int_0^{T_{\text{INT}}} V_{\text{IN}}(T)DT = \frac{1}{R_{\text{INT}}C_{\text{INT}}} \int_0^{T_{\text{DEINT}}} V_{\text{REF}}DT$$

from which:

EQUATION 3-3:

$$(V_{\text{IN}}) \left[\frac{(T_{\text{INT}})}{(R_{\text{INT}})(C_{\text{INT}})} \right] = (V_{\text{REF}}) \left[\frac{(T_{\text{DEINT}})}{(R_{\text{INT}})(C_{\text{INT}})} \right]$$

And therefore:

EQUATION 3-4:

$$V_{\text{IN}} = V_{\text{REF}} \left[\frac{T_{\text{DEINT}}}{T_{\text{INT}}} \right]$$

where:

V_{REF} = Reference Voltage

T_{INT} = Integrate Time


T_{DEINT} = Reference Voltage De-integrate Time

Inspection of Equation 3-4 shows dual slope converter accuracy is unrelated to integrating resistor and capacitor values, as long as they are stable throughout the measurement cycle. This measurement technique is inherently ratiometric (i.e., the ratio between the T_{INT} and T_{DEINT} times is equal to the ratio between V_{IN} and V_{REF}).

Another inherent benefit is noise immunity. Input noise spikes are integrated, or averaged to zero, during the integration period. The integrating converter has a noise immunity with an attenuation rate of at least -20dB per decade. Interference signals with frequencies at integral multiples of the integration period are, for the most part, completely removed. For this reason, the integration period of the converter is often established to reject 50/60Hz line noise. The ability to reject such noise is shown by the plot of Figure 3-1.

In addition to the two phases required for dual slope measurement (Integrate and De-integrate), the TC530/TC534 performs two additional adjustments to minimize measurement error due to system offset voltages. The resulting four internal operations (conversion phases) performed each measurement cycle are: Auto Zero (AZ), Integrator Output Zero (IZ), Input Integrate (INT) and Reference De-integrate (DINT). The AZ and IZ phases compensate for system offset errors and the INT and DINT phases perform the actual A/D conversion.

FIGURE 3-1: INTEGRATING CONVERTER NORMAL MODE REJECTION



3.2 Auto Zero Phase (AZ)

This phase compensates for errors due to buffer, integrator and comparator offset voltages. During this phase, an internal feedback loop forces a compensating error voltage on auto zero capacitor (C_{AZ}). The duration of the AZ phase is programmable via the serial port (see Section 4.1.1, AZ and INT Phase Duration).

FIGURE 3-2: SERIAL PORT TIMING





FIGURE 3-3: A/D CONVERTER TIMING



3.3 Input Integrate Phase (INT)

In this phase, a current directly proportional to differential input voltage is sourced into integrating capacitor C_{INT} . The amount of voltage stored on C_{INT} at the end of the INT phase is directly proportional to the applied differential input voltage. Input signal polarity (sign bit) is determined at the end of this phase. Converter resolution and speed is a function of the duration of the INT phase, which is programmable by the user via the serial port (see Section 4.1.1, AZ and INT Phase Duration). The shorter the integration time, the faster the

speed of conversion (but the lower the resolution). Conversely, the longer the integration time, the greater the resolution (but at slower the speed of conversion).

3.4 Reference De-integrate Phase (DINT)

This phase consists of measuring the time for the integrator output to return (at a rate determined by the external reference voltage) from its initial voltage to 0V. The resulting timer data is stored in the output shift register as converted analog data.

3.5 Integrator Output Zero Phase (IZ)

This phase ensures the integrator output is at zero volts when the AZ phase is entered so that only true system offset voltages will be compensated for.

All internal converter timing is derived from the frequency source at OSC_{IN} and OSC_{OUT}. This frequency source must be either an externally provided clock signal or an external crystal. If an external clock is used, it must be connected to the OSC_{IN} pin and the OSC_{OUT} pin must remain floating. If a crystal is used, it must be connected between OSC_{IN} and OSC_{OUT} and be physically located as close to the OSC_{IN} and OSC_{OUT} pins as possible. In either case, the incoming clock frequency is divided by four, with the resulting clock serving as the internal TC530/TC534 timebase.

4.0 TYPICAL APPLICATIONS

4.1 Programming the TC530/TC534

4.1.1 AZ AND INT PHASE DURATION

These two phases have equal duration determined by the crystal (or external) frequency and the timer initialization byte (LOAD VALUE). Timing is selected as follows:

1. Select Integration Time

Integration time must be picked as a multiple of the period of the line frequency. For example, T_{INT} times of 33msec, 66msec and 132msec maximize 60Hz line rejection.

2. Estimate Crystal Frequency

Crystal frequencies as high as 2MHz are allowed. Crystal frequency is estimated using:

EQUATION 4-1:

$$2(R)/T_{INT}$$

where:

R = Desired Converter Resolution (in counts)

F_{IN} = Input Frequency (in MHz)

INT = Integration Time (in seconds)

3. Calculate LOAD VALUE

EQUATION 4-2:

$$[LOAD\ VALUE]_{10} = \frac{256 - (T_{INT})(F_{IN})}{1024}$$

F_{IN} can be adjusted to a standard value during this step. The resulting base, -10 LOAD VALUE, must be converted to a hexadecimal number and then loaded into the serial port prior to initiating A/D conversion.

4.2 DINT and IZ Phase Timing

The duration of the DINT phase is a function of the amount of voltage stored on the integrator capacitor during INT and the value of V_{REF}. The DINT phase is initiated immediately following INT and terminated when an integrator output zero crossing is detected. In general, the maximum number of counts chosen for DINT is twice that of INT (with V_{REF} chosen at V_{IN(MAX)}/2).}

4.3 System RESET

The TC530/TC534 must be forced into the AZ state when power is first applied. A .01μF capacitor connected from RESET to V_{DD} (or external system reset logic signal) can be used to momentarily drive RESET high for a minimum of 100msec.

4.4 Design Example

Figure 4-1 shows a typical TC534 interrupt-driven application. Timing and component values are calculated from equations and recommendations made in Section 3.1 and Section 4.1 of this document. The EOC connection to the processor INT input is for interrupt-driven applications only. (In polled systems, the EOC output is available on D_{OUT}).

Given:

Required resolution: 16-bits (65,536 counts.)

Maximum: V_{IN} ±2V

Power supply voltage: +5V

60hz system

1. Pick Integration time (T_{INT}): 66msec

2. Estimate crystal frequency.

EXAMPLE 4-1:

$$F_{IN} = 2R/T_{INT} = 2 \times 65536/66 \times 10^{-3} = 1.98\text{MHz}$$

(use 2MHz)

3. Calculate LOAD VALUE

EXAMPLE 4-2:

$$LOAD\ VALUE = 256 - (T_{INT})(F_{IN})/1024 = [128]_{10}$$

[128]₁₀ = 80 hex

4. Calculate R_{INT}

EXAMPLE 4-3:

$$R_{INT} = V_{INMAX}/20 = 2/20 = \underline{100k\Omega}$$

5. Calculate C_{INT} for maximum (4V) integrator output swing:

EXAMPLE 4-4:

$$\begin{aligned} C_{INT} &= (T_{INT})(20 \times 10^{-6}) / (V_S - 0.9) \\ &= (.066)(20 \times 10^{-6}) / (4.1) \\ &= .32\mu F \text{ (use closest value: } \underline{0.33\mu F}) \end{aligned}$$

Note: Microchip recommended capacitor:
Evox-Rifa p/n: SMR5 334K50J03L

6. Choose C_{REF} and C_{AZ} based on conversion rate:

EXAMPLE 4-5:

$$\begin{aligned} \text{Conversions/sec} &= 1/(T_{AZ} + T_{INT} + 2T_{INT} + 2\text{msec}) \\ &= 1/(66\text{msec} + 66\text{msec} + 132\text{msec} + 2\text{msec}) \\ &= 3.7 \text{ conversions/sec} \\ \text{from which } C_{AZ} = C_{REF} &= \underline{0.22\mu F} \text{ (Table 5-1)} \end{aligned}$$

Note: Microchip recommended capacitor:
Evox-Rifa p/n: SMR5 224K50J02L4

7. Calculate V_{REF} .

EXAMPLE 4-6:

$$\begin{aligned} V_{REF} &= \frac{(V_S - 0.9) (C_{INT}) (R_{INT})}{2(T_{INT})} \\ &= (4.1) (0.33 \times 10^{-6}) (10^5) / 2(.066) \\ &= \underline{1.025V} \end{aligned}$$

4.5 Power Supply Sequencing


Improper sequencing of the power supply inputs (V_{DD} vs. V_{CCD}) can potentially cause an improper power-up sequence to occur. See Section 4.6, Circuit Design/Layout Considerations. Failing to insure a proper power-up sequence can cause spurious operation.

4.6 Circuit Design/Layout Considerations

1. Separate ground return paths should be used for the analog and digital circuitry. Use of ground planes and trace fill on analog circuit sections is highly recommended EXCEPT for in and around the integrator section and C_{REF} , C_{AZ} , (C_{INT} , C_{REF} , C_{AZ} , R_{INT}). Stray capacitance between these nodes and ground appears in parallel with the components themselves and can affect measurement accuracy.
2. Improper sequencing of the power supply inputs (V_{DD} vs. V_{CCD}) can potentially cause an improper power-up sequence to occur in the internal state machines. It is recommended that the digital supply, V_{CCD} , be powered up first. One method of insuring the correct power-up sequence is to delay the analog supply using a series resistor and a capacitor. See Figure 4-1, TC530/TC534 Typical Application.
3. Decoupling capacitors, preferably a higher value electrolytic or tantalum in parallel with a small ceramic or tantalum, should be used liberally. This includes bypassing the supply connections of all active components and the voltage reference.
4. Critical components should be chosen for stability and low noise. The use of a metal-film resistor for R_{INT} and Polypropylene or Polyphenylene Sulfide (PPS) capacitors for C_{INT} , C_{AZ} and C_{REF} is highly recommended.
5. The inputs and integrator section are very high impedance nodes. Leakage to or from these critical nodes can contribute measurement error. A guard-ring should be used to protect the integrator section from stray leakage.
6. Circuit assemblies should be exceptionally clean to prevent the presence of contamination from assembly, handling or the cleaning itself. Minute conductive trace contaminants, easily ignored in most applications, can adversely affect the performance of high impedance circuits. The input and integrator sections should be made as compact and close to the TC53X as possible.
7. Digital and other dynamic signal conductors should be kept as far from the TC53X's analog section as possible. The microcontroller or other host logic should be kept quiet during a measurement cycle. Background activities such as keypad scanning, display refreshing and power switching can introduce noise.

TC530/TC534

FIGURE 4-1: TC530/TC534 TYPICAL APPLICATION



5.0 SELECTING COMPONENT VALUES FOR THE TC530/TC534

1. Calculate Integrating Resistor (R_{INT})

The desired full scale input voltage and amplifier output current capability determine the value of R_{INT} . The buffer and integrator amplifiers each have a full scale current of 20 μ A. The value of R_{INT} is therefore directly calculated as follows:

EQUATION 5-1:

$$R_{INT} = \frac{V_{INMAX}}{20} \text{ m}\Omega$$

where:
 $V_{IN(MAX)}$ = Maximum Input Voltage (full count voltage)
 R_{INT} = Integrating Resistor (in m Ω)
 For loop stability, R_{INT} should be $\geq 50k\Omega$.

2. Select Reference (C_{REF}) and Auto Zero (C_{AZ}) Capacitors

C_{REF} and C_{AZ} must be low leakage capacitors (such as polypropylene). The slower the conversion rate, the larger the value C_{REF} must be. Recommended capacitors for C_{REF} and C_{AZ} are shown in Table 5-1. Larger values for C_{AZ} and C_{REF} may also be used to limit rollover errors.

TABLE 5-1: C_{REF} AND C_{AZ} SELECTION

Conversion Per Second	Typical Value of C_{REF} , C_{AZ} (μ F)	Suggested* Part Number
>7	0.1	SMR5 104K50J01L
2 to 7	0.22	SMR5 224K50J2L
2 or less	0.47	SMR5 474K50J04L

Note: *Manufactured by Evox-Rifa, Inc.

5.1 Calculate Integrating Capacitor (C_{INT})

The integrating capacitor must be selected to maximize integrator output voltage swing. The integrator output voltage swing is defined as the absolute value of V_{DD} (or V_{SS}) less 0.9V (i.e., $IV_{DD} - 0.9V$ or $IV_{SS} + 0.9V$). Using the 20 μ A buffer maximum output current, the value of the integrating capacitor is calculated using the following equation.

EQUATION 5-2:

$$C_{INT} = \frac{(T_{INT}) (20 \times 10^{-6})}{(V_S - 0.9)} \mu F$$

where: T_{INT} = Integration Period
 $V_S = IV_{DD}$
 C_{INT} = Integrated Capacitor Value (μ F).

It is critical that the integrating capacitor have a very low dielectric absorption. PPS capacitors are an example of one such dielectric. Table 5-2 summarizes various capacitors suitable for C_{INT} .

TABLE 5-2: RECOMMENDED CAPACITOR FOR C_{INT}

Value (μ F)	Suggested Part Number*
0.1	SMR5 104K50J01L
0.22	SMR5 224K50J2L
0.33	SMR5 334K50J03L4
0.47	SMR5 474K50J04L

Note: *Manufactured by Evox-Rifa, Inc.

5.2 Calculate V_{REF}

The reference de-integration voltage is calculated using the following equation:

EQUATION 5-3:

$$V_{REF} = \frac{(V_S - 0.9) (C_{INT}) (R_{INT})}{2(R_{INT})} V$$


5.3 Serial Port

Communication with the TC530/TC534 is accomplished over a 3 wire serial port. Data is clocked into D_{IN} on the rising edge of D_{CLK} and clocked out of D_{OUT} on the falling edge of D_{CLK} . R/\bar{W} must be HIGH to read converted data from the serial port and LOW to write the LOAD VALUE to the TC530/TC534.

5.4 Data Read Cycle

Data is shifted out of the serial port in the following order: End of Conversion (\overline{EOC}), Overrange (OVR), Polarity (POL), conversion data (MSB first). When R/\bar{W} is high, the state of the \overline{EOC} bit can be polled by simply reading the state of D_{OUT} . This allows the processor to determine if new data is available without connecting an additional wire to the \overline{EOC} output pin (this is especially useful in a polled environment). See Figure 5-1.

FIGURE 5-1: SERIAL PORT DATA READ CYCLE




5.5 Load Value Write Cycle

Following the power-up reset pulse, the LOAD VALUE (which sets the duration of AZ and INT) must next be transmitted to the serial port. To accomplish this, the processor monitors the state of EOC (which is available as a hardware output or at D_{OUT}). R/\overline{W} is taken low to initiate the write cycle only when \overline{EOC} is low (during the AZ phase). (Failure to observe \overline{EOC} low may cause an offset voltage to be developed across C_{INT} , resulting in erroneous readings). The 8-bit LOAD VALUE data on D_{IN} is clocked in by D_{CLK} . The processor then terminates the write cycle by taking R/\overline{W} high. (Data is transferred from the serial input shift register to the time base counter on the rising edge of R/\overline{W} and data conversion is initiated). See Figure 5-2.

5.6 Input Multiplexer (TC534 Only)

A 4-input, differential multiplexer is included in the TC534. The states of channel address lines A0 and A1 determine which differential V_{IN} pair is routed to the converter input. A0 is the least significant address bit (i.e., channel 1 is selected when A0 = 0 and A1 = 0). The multiplexer is designed to be operated in a differential mode. For single-ended inputs, the CHx-input for the channel under selection must be connected to the ground reference associated with the input signal.

FIGURE 5-2: TC530/TC534 INITIALIZATION AND LOAD VALUE WRITE CYCLE









5.7 DC/DC Converter

An on-board, TC7660H-type charge pump supplies negative bias to the converter circuitry, as well as to external devices. The charge pump develops a negative output voltage by moving charge from the power supply to the reservoir capacitor at V_{SS} by way of the commutating capacitor connected to the CAP+ and CAP- inputs.

The charge pump clock operates at a typical frequency of 100kHz. If lower quiescent current is desired, the charge pump clock can be slowed by connecting an external capacitor from the OSC pin to V_{DD} . Reference typical characteristics curves.

6.0 TYPICAL CHARACTERISTICS

The graphs and tables following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range), and therefore outside the warranted range.




7.0 PACKAGING INFORMATION

7.1 Package Marking Information

Package marking data not available at this time.

7.2 Taping Forms


Component Taping Orientation for 28-Pin SOIC (Wide) Devices



Carrier Tape, Number of Components Per Reel and Reel Size

Package	Carrier Width (W)	Pitch (P)	Part Per Full Reel	Reel Size
28-Pin SOIC (W)	24 mm	12 mm	1000	13 in

Component Taping Orientation for 44-Pin PQFP Devices




Carrier Tape, Number of Components Per Reel and Reel Size

Package	Carrier Width (W)	Pitch (P)	Part Per Full Reel	Reel Size
44-Pin PQFP	24 mm	16 mm	500	13 in

NOTE: Drawing does not represent total number of pins.


7.3 Package Dimensions

28-Pin PDIP (Narrow)



Dimensions: inches (mm)

40-Pin PDIP (Wide)




Dimensions: inches (mm)


TC530/TC534

7.3 Package Dimensions (Continued)

28-Pin SOIC (Wide)



44-Pin PQFP



SALES AND SUPPORT

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELoQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

China - Hong Kong SAR

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Microchip Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

04/20/02

