

**STU16NB50****N-CHANNEL 500V - 0.28Ω - 15.6A-Max220  
PowerMESH™ MOSFET**

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STU16NB50	500 V	< 0.33 Ω	15.6 A



- TYPICAL R<sub>D(on)</sub> = 0.28 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED
- ± 30V GATE TO SOURCE VOLTAGE RATING

**DESCRIPTION**

Using the latest high voltage MESH OVERLAY™ process, STMicroelectronics has designed an advanced family of power MOSFETs with outstanding performances. The new patent pending strip layout coupled with the Company's proprietary edge termination structure, gives the lowest R<sub>D(on)</sub> per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics.

**APPLICATIONS**

- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVE

**INTERNAL SCHEMATIC DIAGRAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	500	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	500	V
V <sub>GS</sub>	Gate-source Voltage	± 30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	15.6	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	9.8	A
I <sub>DM(•)</sub>	Drain Current (pulsed)	62	A
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	160	W
	Derating Factor	1.28	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	4.5	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(•) Pulse width limited by safe operating area

(1) I<sub>SD</sub> ≤ 16A, dI/dt ≤ 200 A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>

## STU16NB50

---

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case	Max	0.78	°C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	62.5	°C/W
Rthc-sink	Thermal Resistance Case-sink	Typ	0.5	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose		300	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	15.6	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	850	mJ

### ELECTRICAL CHARACTERISTICS (T<sub>case</sub> = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA V <sub>GS</sub> = 0 @ 100°C	500			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating T <sub>c</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 30 V			± 100	nA

ON (\*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> I <sub>D</sub> = 250 μA	3	4	5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V I <sub>D</sub> = 7.8 A		0.28	0.33	Ω
I <sub>D(on)</sub>	On State Drain Current	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> V <sub>GS</sub> = 10 V	15.6			A

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> I <sub>D</sub> = 7.8 A	9			S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		2850 400 42	3710 520 55	pF pF pF

**ELECTRICAL CHARACTERISTICS** (continued)

## SWITCHING ON

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$t_{d(on)}$ $t_r$	Turn-on Time Rise Time	$V_{DD} = 250 \text{ V}$ $I_D = 7.8 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$		30 15	42 21	ns ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 400 \text{ V}$ $I_D = 15.6 \text{ A}$ $V_{GS} = 10 \text{ V}$		67 20 30	88	nC nC nC

## SWITCHING OFF

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$t_{r(V_{off})}$ $t_f$ $t_c$	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 400 \text{ V}$ $I_D = 15.6 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$		20 15 35	26 21 49	ns ns ns

## SOURCE DRAIN DIODE


<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$I_{SD}$ $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				15.6 62	A A
$V_{SD} (\ast)$	Forward On Voltage	$I_{SD} = 15.6 \text{ A}$ $V_{GS} = 0$			1.6	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 15.6 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 100 \text{ V}$ $T_j = 150 \text{ }^\circ\text{C}$		600 6.8 22.5		ns $\mu\text{C}$ A

(\*) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %


• Pulse width limited by safe operating area

## STU16NB50


**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuits For Resistive Load




**Fig. 4:** Gate Charge test Circuit



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



Max220 MECHANICAL DATA						
DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.3		4.6	0.169		0.181
A1	2.2		2.4	0.087		0.094
A2	2.9		3.1	0.114		0.122
b	0.7		0.93	0.027		0.036
b1	1.25		1.4	0.049		0.055
b2	1.2		1.38	0.047		0.054
c	0.45		0.6		0.18	0.023
D	15.9		16.3		0.626	0.641
D1	9		9.35	0.354		0.368
D2	0.8		1.2	0.031		0.047
D3	2.8		3.2	0.110		0.126
e	2.44		2.64	0.096		0.104
E	10.05		10.35	0.396		0.407
L	13.2		13.6	0.520		0.535
L1	3		3.4	0.118		0.133



P011R

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

<http://www.st.com>