

# STT4NF30L

# N - CHANNEL 30V - $0.055\Omega$ - 4A - TSOP-6 STripFETTM MOSFET

#### **PRELIMINARY DATA**

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	Ι <sub>D</sub>
STT4NF30L	30 V	< 0.065 Ω	4 A


- TYPICAL  $R_{DS(on)} = 0.055 \Omega$
- STANDARD OUTLINE FOR EASY AUTOMATED SURFACE MOUNT ASSEMBLY
- LOW THRESHOLD DRIVE


#### **DESCRIPTION**

This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

#### **APPLICATIONS**

- DC MOTOR DRIVE
- DC-DC CONVERTERS
- BATTERY MANAGEMENT IN NOMADIC EQUIPMENT
- POWER MANAGEMENT IN PORTABLE/DESKTOP PCs





### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	V
$V_{DGR}$	Drain- gate Voltage (R <sub>GS</sub> = 20 kΩ)	30	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	4	Α
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	2.5	Α
I <sub>DM</sub> (•)	Drain Current (pulsed)	16	Α
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	2	W

(•) Pulse width limited by safe operating area

November 1998 1/5

## THERMAL DATA

R <sub>thj-amb</sub>	(*)Thermal Resistance Junction-ambient	Max	62.5	°C/W
ŤJ	Maximum Operating Junction Temperature		150	°C
$T_{stg}$	Storage Temperature		-55 to 150	°C

<sup>(\*)</sup> Mounted on FR-4 board (t ≤ 5 sec)

# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25$ $^{o}C$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125  ^{\circ}C$			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 100	nA

# **ON (**\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	1	1.7	2.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{GS} = 10V  I_D = 2 \text{ A}$ $V_{GS} = 4.5V  I_D = 2 \text{ A}$		0.055 0.06	0.065 0.09	$\Omega$
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	4			Α

### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 6 A$		6		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		420 62 20	550 80 30	pF pF pF

# **ELECTRICAL CHARACTERISTICS** (continued)

### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Time Rise Time	$\begin{split} V_{DD} &= 15 \text{ V} & I_D = 2 \text{ A} \\ R_G &= 4.7 \Omega & V_{GS} = 4.5 \text{ V} \\ \text{(see test circuit, figure 3)} \end{split}$		13 30	17 40	ns ns
$egin{array}{c} Q_{g} \ Q_{gs} \ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 24 \text{ V}$ $I_D = 4 \text{ A}$ $V_{GS} = 4.5 \text{ V}$		8 3.2 2.6	12	nC nC nC

### **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 24 \text{ V}$ $I_D = 4 \text{ A}$		6	8	ns
t <sub>f</sub>	Fall Time	$R_{G} = 4.7 \Omega V_{GS} = 4.5 V$		9	12	ns
t <sub>c</sub>	Cross-over Time	(see test circuit, figure 5)		20	26	ns

### **SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain Current Source-drain Current (pulsed)				4 16	A A
V <sub>SD</sub> (*)	Forward On Voltage	$I_{SD} = 4 A  V_{GS} = 0$			1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 4 \text{ A}$		22		ns
$Q_{rr}$	Reverse Recovery Charge	(see test circuit, figure 5)		13		nC
I <sub>RRM</sub>	Reverse Recovery Current			1.2		Α

<sup>(\*)</sup> Pulsed: Pulse duration = 300 μs, duty cycle 1.5 % (•) Pulse width limited by safe operating area

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform





Fig. 4: Gate Charge test Circuit



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com