

STS7DNF30L

DUAL N-CHANNEL 30V - 0.018 Ω - 7A SO-8 STripFETTM II POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STS7DNF30L	30 V	<0.022 Ω	7 A


- TYPICAL $R_{DS}(on) = 0.018\Omega$
- STANDARD OUTLINE FOR EASY AUTOMATED SURFACE MOUNT ASSEMBLY
- LOW THRESHOLD DRIVE

DESCRIPTION


This application specific Power MOSFET is the second generation of STMicroelectronis unique "Single Feature SizeTM" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS

- DC MOTOR DRIVE
- DC-DC CONVERTERS
- BATTERY MANAGMENT IN NOMADIC EQUIPMENT
- POWER MANAGEMENT IN PORTABLE/DESKTOP PCs



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
V_{DGR}	Drain-gate Voltage (R _{GS} = 20 k Ω)	30	V
V_{GS}	Gate- source Voltage	± 16	V
1-	Drain Current (continuos) at T _C = 25°C Single Operation	7	^
Ι _D	Drain Current (continuos) at T _C = 100°C Single Operation	4	A
I _{DM} (•)	Drain Current (pulsed)	28	Α
P _{tot}	Total Dissipation at $T_C = 25^{\circ}C$ Dual operating Total Dissipation at $T_C = 25^{\circ}C$ Single operating	2 1.6	W W

(•) Pulse width limited by safe operating area.

<u>February 2002</u> 1/6

THERMAL DATA

Rthj-amb	(*)Thermal Resistance Junction-ambient	Single Operating	78	°C/W
		Dual Operating	62.5	°C/W
T _i	Maximum Operating Junction Temperature		150	°C
T _{stg}	Storage Temperature		-65 to 150	°C

 $^{(\}sp{\star})$ When mounted on FR-4 board with 0.5 in 2 pad of Cu.

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	30			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating T_C = 125^{\circ}C$			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 16 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	1	1.6	2.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 4.5 V	$I_D = 3.5 \text{ A}$ $I_D = 3.5 \text{ A}$		0.018 0.021	0.022 0.026	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} >I _{D(on)} xR _{DS(on)max} I _D =3.5 A		10		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1 MHz$, $V_{GS} = 0$		1050 250 85		pF pF pF

2/6

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{array}{ccc} V_{DD} = 15 \text{ V} & I_D = 3.5 \text{ A} \\ R_G = 4.7 \Omega & V_{GS} = 4.5 \text{ V} \\ \text{(Resistive Load, Figure 1)} \end{array}$		22 60		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 24 V I _D = 8 A V _{GS} = 5 V (see test circuit, Figure 2)		17.5 4 7	23	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{d(off)} \ t_{f}$	Turn-off Delay Time Fall Time	$\begin{array}{ccc} V_{DD} = 15 \text{ V} & I_D = 3.5 \text{ A} \\ R_G = 4.7\Omega, & V_{GS} = 4.5 \text{ V} \\ \text{(Resistive Load, Figure 1)} \end{array}$		42 10		ns ns
$egin{array}{c} t_{r(Voff)} \ t_{f} \ t_{c} \end{array}$	Off-voltage Rise Time Fall Time Cross-over Time	$\begin{aligned} & V_{clamp} = 24 \text{ V} & I_D = 7 \text{ A} \\ & R_G = 4.7\Omega, & V_{GS} = 4.5 \text{ V} \\ & \text{(Inductive Load, Figure 3)} \end{aligned}$		11 12 25		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				8 32	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 7 A V _{GS} = 0			1.2	V
t _{rr} Q _{rr} IRRM	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 7 \text{ A}$		50 40 1.6		ns nC A

^(*)Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
(•)Pulse width limited by safe operating area.

47/

Fig. 1: Switching Times Test Circuits For Resistive Load




Fig. 2: Gate Charge test Circuit






Fig. 3: Test Circuit For Diode Recovery Behaviour



4/6

SO-8 MECHANICAL DATA

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45	(typ.)		
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S			8 (r	nax.)		



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

4