


N-CHANNEL 100V - 0.23 Ω - 2A SO-8 STripFET™ II POWER MOSFET

ТҮРЕ	V _{DSS}	R _{DS(on)}	ID			
STS2NF100	100 V	< 0.26 Ω	2 A			


- TYPICAL $R_{DS}(on) = 0.23 \Omega$
- EXCEPTIONAL dv/dt CAPABILITY
- 100 % AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION

DESCRIPTION

This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced highefficiency, high-frequency isolated DC-DC converters for Telecom and Computer applications. It is also intended for any applications with low gate drive requirements.



INTERNAL SCHEMATIC DIAGRAM



APPLICATIONS

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	100	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	100	V
V _{GS}	Gate- source Voltage	± 20	V
I _D (●)	Drain Current (continuous) at $T_C = 25^{\circ}C$	2	А
ID	Drain Current (continuous) at T _C = 100°C	1.3	A
I _{DM} (●●)	Drain Current (pulsed)	8	A
P _{tot}	Total Dissipation at $T_C = 25^{\circ}C$	2.5	W
	Derating Factor	0.016	W/°C
dV/dt (1)	Peak Diode Recovery voltage slope	40	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	200	mJ
T _{stg}	Storage Temperature	-65 to 175	°C
T _j Max. Operating Junction Temperature		-05 10 175	
 Pulse width limited by safe operating area. Current limited by the package 		(1) I _{SD} ≤2A, di/dt ≤300A/µs, V _{DD} ≤ V _{(BR)DSS} , T _j ≤ (2) Starting T _j = 25 °C, I _D = 3A, V _{DD} = 50V	TJMAX

September 2003

THERMAL DATA

T _j Thermal Operating Junction-ambient -55 to 150 °C	T _j	ction-ambient -55 to 150	T _j	°C/W °C °C
---	----------------	--------------------------	----------------	------------------

 $(\ensuremath{^{\star}})$ Mounted on FR-4 board (t \leq 10 sec.)

ELECTRICAL CHARACTERISTICS ($T_{case} = 25 \text{ °C}$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	100			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating T _C = 125°C			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20 V$			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V	I _D = 1 A		0.23	0.26	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V_{DS} > $I_{D(on)}$ $xR_{DS(on)max}$ I_{D} = 1 A		1.5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		280 45 20		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time			6 10		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 80V I _D = 1A V _{GS} =10V		10 2.5 4		nC nC nC


SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time			20 3		ns ns
$t_{r(Voff)}$ t_{f} t_{c}	Off-Voltage Rise Time Fall Time Cross-over Time			19 8 15		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test C	onditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (●)	Source-drain Current Source-drain Current (pulsed)					2 8	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 2 A	$V_{GS} = 0$			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 2 A$ $V_{DD} = 10 V$ (see test circu	di/dt = 100A/µs T _j = 150°C it, Figure 5)		70 175 5		ns nC A


(*)Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
(•)Pulse width limited by safe operating area.





Thermal Impedance



Output Characteristics








Normalized Gate Threshold Voltage vs Temperature

Normalized on Resistance vs Temperature

.



57

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



57

DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			1.75			0.068	
a1	0.1		0.25	0.003		0.009	
a2			1.65			0.064	
a3	0.65		0.85	0.025		0.033	
b	0.35		0.48	0.013		0.018	
b1	0.19		0.25	0.007		0.010	
С	0.25		0.5	0.010		0.019	
c1			45	(typ.)			
D	4.8		5.0	0.188		0.196	
Е	5.8		6.2	0.228		0.244	
е		1.27			0.050		
e3		3.81			0.150		
F	3.8		4.0	0.14		0.157	
L	0.4		1.27	0.015		0.050	
М			0.6			0.023	
S			8 (r	max.)			

SO-8 MECHANICAL DATA



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com