



# STP8NC70Z - STP8NC70ZFP STB8NC70Z - STB8NC70Z-1

N-CHANNEL 700V - 0.90Ω - 6.8A TO-220/FP/D<sup>2</sup>PAK/I<sup>2</sup>PAK  
Zener-Protected PowerMESH™ III MOSFET

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STP8NC70Z/FP	700V	< 1.2 Ω	6.8 A
STB8NC70Z-1	700V	< 1.2 Ω	6.8 A


- TYPICAL R<sub>D(on)</sub> = 0.9 Ω
- EXTREMELY HIGH dv/dt AND CAPABILITY GATE-TO-SOURCE ZENER DIODES
- 100% AVALANCHE TESTED
- VERY LOW GATE INPUT RESISTANCE
- GATE CHARGE MINIMIZED

## DESCRIPTION


The third generation of MESH OVERLAY™ Power MOSFETs for very high voltage exhibits unsurpassed on-resistance per unit area while integrating back-to-back Zener diodes between gate and source. Such arrangement gives extra ESD capability with higher ruggedness performance as requested by a large variety of single-switch applications.

## APPLICATIONS

- SINGLE-ENDED SMPS IN MONITORS,  
COMPUTER AND INDUSTRIAL APPLICATION
- WELDING EQUIPMENT



## INTERNAL SCHEMATIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
		STP(B)8NC70Z(-1)	STP8NC70ZFP	
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	700		V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	700		V
V <sub>GS</sub>	Gate-source Voltage	± 25		V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	6.8	6.8(*)	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	4.3	4.3(*)	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	27	27(*)	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	135	40	W
	Derating Factor	1.08	0.32	W/°C
I <sub>GS</sub>	Gate-source Current (DC)	±50		mA
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=15kΩ)	3		kV
dv/dt(1)	Peak Diode Recovery voltage slope	3		V/ns
V <sub>ISO</sub>	Insulation Withstand Voltage (DC)	--	2000	V
T <sub>stg</sub>	Storage Temperature	−65 to 150		°C
T <sub>j</sub>	Max. Operating Junction Temperature	150		°C

(•)Pulse width limited by safe operating area

(1)I<sub>SD</sub> ≤ 6.8A, di/dt ≤ 100A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>

December 2002

(\*)Pulse width Limited by maximum temperature allowed 1/13

## STP8NC70Z - STP8NC70ZFP - STB8NC70Z - STB8NC70Z-1

### THERMAL DATA

		TO-220 / D <sup>2</sup> PAK I <sup>2</sup> PAK	TO-220FP	
R <sub>thj-case</sub>	Thermal Resistance Junction-case Max	0.93	3.13	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient Max	62.5		°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300		°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	6.8	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	354	mJ

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V(BR)DSS	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	700			V
ΔV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0		0.8		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20V			±10	μA

### ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3	4	5	V
R <sub>D(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.75 A		0.90	1.2	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>D(on)max</sub> , I <sub>D</sub> = 3.75A		6		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		2350		pF
C <sub>oss</sub>	Output Capacitance			180		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			22		pF

**ELECTRICAL CHARACTERISTICS (CONTINUED)**  
SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 350\text{ V}$ , $I_D = 37.5\text{ A}$		30		ns
$t_r$	Rise Time	$R_G = 4.7\Omega$ $V_{GS} = 10\text{V}$ (see test circuit, Figure 3)		10		ns
$Q_g$	Total Gate Charge	$V_{DD} = 560\text{V}$ , $I_D = 7.5\text{ A}$ ,		55	77	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 10\text{V}$		14		nC
$Q_{gd}$	Gate-Drain Charge			21		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 560\text{V}$ , $I_D = 7.5\text{ A}$ ,		15		ns
$t_f$	Fall Time	$R_G = 4.7\Omega$ , $V_{GS} = 10\text{V}$ (see test circuit, Figure 5)		12		ns
$t_c$	Cross-over Time			20		ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				6.8	A
$I_{SDM(2)}$	Source-drain Current (pulsed)				27	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 6.8\text{ A}$ , $V_{GS} = 0$			1.6	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 7.5\text{ A}$ , $dI/dt = 100\text{A}/\mu\text{s}$ ,		680		ns
$Q_{rr}$	Reverse Recovery Charge	$V_{DD} = 30\text{V}$ , $T_j = 150^\circ\text{C}$		7.1		$\mu\text{C}$
$I_{RRM}$	Reverse Recovery Current	(see test circuit, Figure 5)		21		A

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}$	Gate-Source Breakdown Voltage	$I_{GS} = \pm 1\text{mA}$ (Open Drain)	25			V
$\alpha T$	Voltage Thermal Coefficient	$T=25^\circ\text{C}$ Note(3)		1.3		$10^{-4}/^\circ\text{C}$
$R_z$	Dynamic Resistance	$I_D = 50\text{ mA}$ ,		90		$\Omega$


Note: 1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.  
2. Pulse width limited by safe operating area.  
3.  $\Delta V_{BV} = \alpha T (25^\circ\text{-}T) BV_{GSO}(25^\circ)$

**PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES**


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

## STP8NC70Z - STP8NC70ZFP - STB8NC70Z - STB8NC70Z-1


### Safe Operating Area For TO-220/D<sup>2</sup>PAK/I<sup>2</sup>PAK




### Safe Operating Area For TO-220FP




### Thermal Impedance For TO-220/D<sup>2</sup>PAK/I<sup>2</sup>PAK




### Output Characteristics




### Transfer Characteristics




**Transconductance**




**Static Drain-source On Resistance**




**Gate Charge vs Gate-source Voltage**




**Capacitance Variations**




**Normalized Gate Threshold Voltage vs Temp.**



**Normalized On Resistance vs Temperature**




**Source-drain Diode Forward Characteristics**




## STP8NC70Z - STP8NC70ZFP - STB8NC70Z - STB8NC70Z-1


**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 4:** Gate Charge test Circuit





**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




**TO-220 MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
C	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
E	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151




**TO-220FP MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
B	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
H	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126




**TO-262 (I<sup>2</sup>PAK) MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
e	2.4		2.7	0.094		0.106
E	10		10.4	0.393		0.409
L	13.1		13.6	0.515		0.531
L1	3.48		3.78	0.137		0.149
L2	1.27		1.4	0.050		0.055




**D<sup>2</sup>PAK MECHANICAL DATA**


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		4°			




### D<sup>2</sup>PAK FOOTPRINT



### TUBE SHIPMENT (no suffix)\*



### TAPE AND REEL SHIPMENT (suffix "T4")\*



\* on sales type

12/13

## **STP8NC70Z - STP8NC70ZFP - STB8NC70Z - STB8NC70Z-1**

---

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>