

**STN3NF06****N-CHANNEL 60V - 0.07Ω - 4A SOT-223****STripFET™ II POWER MOSFET**

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STN3NF06	60 V	< 0.1 Ω	4 A


- TYPICAL R<sub>D(on)</sub> = 0.07 Ω
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- AVALANCHE RUGGED TECHNOLOGY

#### DESCRIPTION


This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

#### APPLICATIONS

- DC-DC & DC-AC CONVERTERS
- DC MOTOR CONTROL (DISK DRIVERS, etc.)
- SYNCHRONOUS RECTIFICATION



#### INTERNAL SCHEMATIC DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	60	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	60	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	4	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	2.9	A
I <sub>DM(•)</sub>	Drain Current (pulsed)	16	A
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	3.3	W
	Derating Factor	0.026	W/°C
dv/dt <sup>(1)</sup>	Peak Diode Recovery voltage slope	10	V/ns
E <sub>AS</sub> <sup>(2)</sup>	Single Pulse Avalanche Energy	200	mJ
T <sub>stg</sub>	Storage Temperature	-55 to 150	°C
T <sub>j</sub>	Operating Junction Temperature		

(•) Pulse width limited by safe operating area.

(1) I<sub>SD</sub> ≤ 4A, di/dt ≤ 150A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>

(2) Starting T<sub>j</sub> = 25 °C, I<sub>D</sub> = 4A, V<sub>DD</sub> = 30V

## STN3NF06

---

### THERMAL DATA

Rthj-pcb Rthj-pcb T <sub>J</sub>	Thermal Resistance Junction-PCB (*) Thermal Resistance Junction-PCB (**) Maximum Lead Temperature For Soldering Purpose (for 10 sec. 1.6 mm from case)	Max Max Typ	38 100 260	°C/W °C/W °C
--	---	-------------------	------------------	--------------------

(\*) When Mounted on FR-4 board with 1 inch<sup>2</sup> pad, 2 oz of Cu and t ≤ 10 sec

(\*\*) When Mounted on minimum recommended footprint

### ELECTRICAL CHARACTERISTICS (T<sub>case</sub> = 25 °C unless otherwise specified)

#### OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	60			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating T <sub>C</sub> = 125°C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA

#### ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> I <sub>D</sub> = 250 μA	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 1.5 A		0.07	0.10	Ω

#### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DS</sub> = 15 V I <sub>D</sub> = 1.5A		3		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		315 70 30		pF pF pF

**ELECTRICAL CHARACTERISTICS** (continued)**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on Delay Time Rise Time	$V_{DD} = 30\text{ V}$ $I_D = 1.5\text{ A}$ $R_G = 4.7\Omega$ $V_{GS} = 10\text{ V}$ (Resistive Load, Figure 1)		7 18		ns ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 48\text{V}$ $I_D = 3\text{A}$ $V_{GS} = 10\text{V}$ (see test circuit, Figure 2)		10 3.5 3.5	13	nC nC nC

**SWITCHING OFF**



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ $t_f$	Turn-off Delay Time Fall Time	$V_{DD} = 30\text{ V}$ $I_D = 1.5\text{ A}$ $R_G = 4.7\Omega$ , $V_{GS} = 10\text{ V}$ (Resistive Load, Figure 1)		17 6		ns ns

**SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				4 16	A A
$V_{SD}$ (*)	Forward On Voltage	$I_{SD} = 4\text{ A}$ $V_{GS} = 0$			1.3	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 4\text{ A}$ $di/dt = 100\text{A}/\mu\text{s}$ $V_{DD} = 25\text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, Figure 3)		50 88 3.5		ns nC A


(\*)Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.

(\bullet)Pulse width limited by safe operating area.


**Safe Operating Area****Thermal Impedance**

## STN3NF06


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance







Gate Charge vs Gate-source Voltage




Capacitance Variations






## STN3NF06


**Fig. 1:** Switching Times Test Circuits For Resistive Load



**Fig. 2:** Gate Charge test Circuit




**Fig. 3:** Test Circuit For Diode Recovery Behaviour



## SOT-223 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.80			0.071
B	0.60	0.70	0.80	0.024	0.027	0.031
B1	2.90	3.00	3.10	0.114	0.118	0.122
c	0.24	0.26	0.32	0.009	0.010	0.013
D	6.30	6.50	6.70	0.248	0.256	0.264
e		2.30			0.090	
e1		4.60			0.181	
E	3.30	3.50	3.70	0.130	0.138	0.146
H	6.70	7.00	7.30	0.264	0.276	0.287
V			10°			10°
A1		0.02				



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners.

® 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES  
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

[www.st.com](http://www.st.com)