

**STN1HNC60****N-CHANNEL 600V - 7Ω - 0.4A - SOT-223****PowerMesh™II MOSFET**

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STN1HNC60	600 V	< 8 Ω	0.4 A


- TYPICAL R<sub>D(on)</sub> = 7Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- NEW HIGH VOLTAGE BENCHMARK
- GATE CHARGE MINIMIZED

#### DESCRIPTION

The PowerMESH™II is the evolution of the first generation of MESH OVERLAY™. The layout refinements introduced greatly improve the Ron\*area figure of merit while keeping the device at the leading edge for what concerns switching speed, gate charge and ruggedness.


#### APPLICATIONS

- AC ADAPTORS AND BATTERY CHARGERS
- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT



SOT-223

#### INTERNAL SCHEMATIC DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	600	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	600	V
V <sub>GS</sub>	Gate- source Voltage	±30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	0.4	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	0.25	A
I <sub>DM</sub> <sup>(1)</sup>	Drain Current (pulsed)	1.6	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	2.5	W
	Derating Factor	0.02	W/°C
dv/dt	Peak Diode Recovery voltage slope	3.5	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1)I<sub>SD</sub> ≤ 0.4A, di/dt ≤ 100A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>

## STN1HNC60

---

### THERMAL DATA

Rthj-pcb Rthj-amb T <sub>j</sub>	Thermal Resistance Junction-PC Board Thermal Resistance Junction-ambient Max Maximum Lead Temperature For Soldering Purpose	50 60 300	°C/W °C/W °C
--	---	-----------------	--------------------

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	0.4	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	100	mJ

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	600			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±30V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.7 A		7	8	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , I <sub>D</sub> = 0.7 A		1.25		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		160		pF
C <sub>oss</sub>	Output Capacitance			26		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			3.8		pF

## ELECTRICAL CHARACTERISTICS (CONTINUED)

## SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on Delay Time Rise Time	$V_{DD} = 300V$ , $I_D = 0.7A$ $R_G = 4.7\Omega$ , $V_{GS} = 10V$ (see test circuit, Figure 3)		8 8		ns ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 480V$ , $I_D = 1.4A$ , $V_{GS} = 10V$		8.5 2.8 2.8	11.5	nC nC nC

## SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$ $t_f$ $t_c$	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 480V$ , $I_D = 1.4A$ , $R_G = 4.7\Omega$ , $V_{GS} = 10V$ (see test circuit, Figure 5)		25 9 34		ns ns ns

## SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				0.4	A
$I_{SDM}$ (2)	Source-drain Current (pulsed)				1.6	A
$V_{SD}$ (1)	Forward On Voltage	$I_{SD} = 0.4 A$ , $V_{GS} = 0$			1.6	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 1.4A$ , $dI/dt = 100A/\mu s$ , $V_{DD} = 100V$ , $T_j = 150^\circ C$ (see test circuit, Figure 5)		500 950 3.8		ns nC A

Note: 1. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 %.  
2. Pulse width limited by safe operating area.

## Safe Operating Area




## Thermal Impedance




# STN1HNC60


## Output Characteristics




## Transfer Characteristics




## Transconductance




## Static Drain-source On Resistance






## Gate Charge vs Gate-source Voltage




## Capacitance Variations




**Normalized Gate Threshold Voltage vs Temp.****Normalized On Resistance vs Temperature****Source-drain Diode Forward Characteristics**

## STN1HNC60


**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 4:** Gate Charge test Circuit




**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



## SOT-223 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.80			0.071
B	0.60	0.70	0.80	0.024	0.027	0.031
B1	2.90	3.00	3.10	0.114	0.118	0.122
c	0.24	0.26	0.32	0.009	0.010	0.013
D	6.30	6.50	6.70	0.248	0.256	0.264
e		2.30			0.090	
e1		4.60			0.181	
E	3.30	3.50	3.70	0.130	0.138	0.146
H	6.70	7.00	7.30	0.264	0.276	0.287
V			10°			10°
A1		0.02				



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>