

**STB6LNC60****N-CHANNEL 600V - 1Ω - 5.8A D²PAK
PowerMesh™II MOSFET**

TYPE	V _{DSS}	R _{D(on)}	I _D
STB6LNC60	600 V	< 1.25 Ω	5.8 A


- TYPICAL R_{D(on)} = 1.0 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- NEW HIGH VOLTAGE BENCHMARK
- GATE CHARGE MINIMIZED

DESCRIPTION


The PowerMESH™II is the evolution of the first generation of MESH OVERLAY™. The layout refinements introduced greatly improve the Ron*area figure of merit while keeping the device at the leading edge for what concerns switching speed, gate charge and ruggedness.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVES

**D²PAK**

INTERNAL SCHEMATIC DIAGRAM



SC06140

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	600	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	600	V
V _{GS}	Gate- source Voltage	±30	V
I _D	Drain Current (continuos) at T _C = 25°C	5.8	A
I _D	Drain Current (continuos) at T _C = 100°C	3.65	A
I _{DM} (•)	Drain Current (pulsed)	23.2	A
P _{TOT}	Total Dissipation at T _C = 25°C	100	W
	Derating Factor	0.8	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	3	V/ns
T _{stg}	Storage Temperature	−65 to 150	°C
T _j	Max. Operating Junction Temperature		

(•)Pulse width limited by safe operating area

(1)I_{SD} ≤ 5.8A, di/dt ≤ 100A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}.

(*) Limited only by maximum temperature allowed

STB6LNC60

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.25	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T _j	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	5.8	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	300	mJ

ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	600			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±30V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 3 A		1.0	1.25	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} > I _{D(on)} × R _{DS(on)max} , I _D = 3A		6		S
C _{iss}	Input Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		830		pF
C _{oss}	Output Capacitance			120		pF
C _{rss}	Reverse Transfer Capacitance			15.5		pF

ELECTRICAL CHARACTERISTICS (CONTINUED)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 300\text{ V}$, $I_D = 3\text{ A}$ $R_G = 4.7\Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, Figure 3)		14.5		ns
t_r	Rise Time			15.5		ns
Q_g	Total Gate Charge	$V_{DD} = 480\text{V}$, $I_D = 6\text{ A}$,		28		nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10\text{V}$		4.8		nC
Q_{gd}	Gate-Drain Charge			17.5		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$	Off-voltage Rise Time	$V_{DD} = 480\text{V}$, $I_D = 6\text{ A}$,		9		ns
t_f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10\text{V}$ (see test circuit, Figure 5)		7.5		ns
t_c	Cross-over Time			16		ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				5.8	A
$I_{SDM}(2)$	Source-drain Current (pulsed)				23.2	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 6\text{ A}$, $V_{GS} = 0$			1.6	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 6\text{ A}$, $dI/dt = 100\text{A}/\mu\text{s}$		450		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 100\text{V}$, $T_j = 150^\circ\text{C}$ (see test circuit, Figure 5)		2.4		μC
I_{RRM}	Reverse Recovery Current			10.6		A

Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

Safe Operating Area




Thermal Impedance




STB6LNC60


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temp.



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



STB6LNC60

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




D²PAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°			




STB6LNC60


D²PAK FOOTPRINT



TUBE SHIPMENT (no suffix)*



TAPE AND REEL SHIPMENT (suffix "T4")*



* on sales type

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>