


# POWER LINE FSK TRANSCEIVER

- HALF DUPLEX FREQUENCY SHIFT KEYING (FSK) TRANSCEIVER
- INTEGRATED POWER LINE DRIVER WITH PROGRAMMABLE VOLTAGE AND CURRENT CONTROL
- PROGRAMMABLE INTERFACE:
  - SYNCHRONOUS
  - ASYNCHRONOUS
- SINGLE SUPPLY VOLTAGE (FROM 7.5 UP TO 12.5V)
- VERY LOW POWER CONSUMPTION (Iq=5 mA)
- INTEGRATED 5V VOLTAGE REGULATOR (UP TO 100mA) WITH SHORT CIRCUIT PROTECTION
- 8 PROGRAMMABLE TRANSMISSION FREQUENCIES
- PROGRAMMABLE BAUD RATE UP TO 4800BPS
- RECEIVING SENSITIVITY 1 mVRMS
- SUITABLE TO APPLICATION IN ACCORDANCE WITH EN 50065 CENELEC SPECIFICATIONS
- CARRIER OR PREAMBLE DETECTION
- BAND IN USE DETECTION
- PROGRAMMABLE REGISTER WITH SECURITY CHECKSUM
- MAINS ZERO CROSSING DETECTION AND SYNCHRONIZATION




■ WATCHDOG TIMER

#### DESCRIPTION


The ST7538 is a Half Duplex synchronous/asynchronous FSK Modem designed for power line communication network applications. It operates from a single supply voltage and integrates a line driver and a 5V linear regulator. The device operation is controlled by means of an internal register, programmable through the synchronous serial interface. Additional functions as watchdog, clock output, output voltage and current control, preamble detection, time-out, band in use are included. Realized in Multipower BCDV technology that allows to integrate DMOS, Bipolar and CMOS structures in the same chip.

## **BLOCK DIAGRAM**



September 2003 1/30

## PIN CONNECTION (Top view)



## **PIN DESCRIPTION**

N°	Name	Туре	Description
1	CD_PD	Digital/Output	Carrier or Preamble Detect Output. "1" No Carrier or Preamble Detected "0" Carrier or Preamble Detected
2	DVss	Supply	Digital Ground
3	RxD	Digital/Output	RX Data Output.
4	RxTx	Digital/Input with internal pull-up	Rx or Tx mode selection input. "1" - RX Session "0" - TX Session
5	TxD	Digital/Input with internal pull-down	TX Data Input.
6	GND	Supply	Substrate Ground (same function as PIN 41)
7	TOUT	Digital/Output	TX Time Out Event Detection "1" - Time Out Event Occurred "0" - No Time-out Event Occurred
8	CLR/T	Digital/Output	Synchronous Mains Access Clock or Control Register Access Clock
9	BU	Digital/Output	Band in use Output. "1" Signal within the Programmed Band "0" No Signal within the Programmed Band
10	DVdd	Supply	Digital Supply Voltage
11	MCLK	Digital/Output	Master Clock Output
12	RSTO	Digital/Output	Power On or Watchdog Reset Output
13	TEST 3	Digital/Input with internal pull-down	Test Input. Must be connected to DVss during Normal Operation

# PIN DESCRIPTION (continued)

N°	Name	Туре	Description			
14	WD	Digital/Input with internal pull-up	Watchdog input. The Internal Watchdog Counter is cleared on the falling edges.			
15	ZCOUT	Digital/Output	Zero Crossing Detection Output			
16	ZCIN <sup>1</sup>	Analog/Input	Zero Crossing AC Input.			
17	NC	Floating	Must be connected to DVss.			
18	DVss	Supply	Digital Ground			
19	ATOP1	Power/Output	Power Line Driver Output			
20	PAVss	Supply	Power Analog Ground			
21	ATOP2	Power/Output	Power Line Driver Output			
22	PAV <sub>CC</sub>	Supply	Power Supply Voltage			
23	CL <sup>2</sup>	Analog/Input	Current Limiting Feedback. A resistor between CL and AVss sets the PLI Current Limiting Value			
24	ATO	Analog/Output	Small Signal Analog Transmit Output			
25	SGND	Supply	Analog Signal Ground			
26	XOUT	Analog I/O	Crystal Output- External Clock Input			
27	XIN	Analog Input	Crystal Oscillator Input			
28	AVdd	Supply	Analog Power supply.			
29	Vsense <sup>3</sup>	Analog/Input	Output Voltage Sensing input for the voltage control loop			
30	TEST2	Analog/Input	Test Input must be connected SGND			
31	RxFO	Analog/Output	Receiving Filter Output			
32	RAI	Analog/Input	Receiving Analog Input			
33	VDC	Power	5V Voltage Regulator Output			
34	NC	floating	Must Be connected to DVss.			
35	TEST1	Digital/Input with internal pull-down	Test input. Must Be connected to DVss.			
36	REGOK	Digital/Output	Security checksum logic output "1" - Stored data Corrupted "0" - Stored data OK			
37	C_MINUS <sup>4</sup>	Analog/Input	Op-amp Inverting Input.			
38	C_PLUS <sup>5</sup>	Analog/Input	Op-amp Not Inverting Input.			
39	NC	floating	Must Be connected to DVss			
40	C_OUT	Analog/Output	Op-amp Output			
41	GND	Supply	Substrate Ground (same function as PIN 6)			
42	PG	Digital/Output	Power Good logic Output "1" - VDC is above 4.5V "0" - VDC is below 4.25V			
43	REG_DATA	Digital/Input with internal pull-down	Mains or Control Register Access Selector "1" - Control Register Access "0" - Mains Access			
44	NC	floating	Must be connected to DVss.			

 <sup>&</sup>lt;1> If not used this pin must be connected to VDC
 <2> Cannot be left floating
 <3> Cannot be left floating
 <4> If not used this pin must be connected to VDC
 <5> If not used this pin must be tied low (SGND or PAVss or DVss)

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
PAV <sub>CC</sub>	Power Supply Voltage	-0.3 to +14	V
AV <sub>dd</sub>	Analog Supply Voltage	-0.3 to +5.5	V
DV <sub>dd</sub>	Digital Supply Voltage	-0.3 to +5.5	V
AV <sub>ss</sub> /DV <sub>ss</sub>	Voltage between AV <sub>ss</sub> and DV <sub>ss</sub>	-0.3 to +0.3	V
VI	Digital input Voltage	DV <sub>ss</sub> - 0.3 to DV <sub>dd</sub> +0.3	V
Vo	Digital output Voltage	DV <sub>ss</sub> - 0.3 to DV <sub>dd</sub> +0.3	V
Io	Digital Output Current	-2 to +2	mA
V <sub>sense</sub>	Voltage Range at Vsense Input	AV <sub>ss</sub> - 0.3 to AV <sub>dd</sub> +0.3	V
RAI	Voltage Range at RAI Input	-AV <sub>dd</sub> - 0.3 to AV <sub>dd</sub> +0.3	V
ATO	Output Current at ATO Output	-2 to +2	mA
ATO	Voltage range at ATO Output	AV <sub>ss</sub> - 0.3 to AV <sub>dd</sub> +0.3	V
ATOP1,2	Voltage range at Powered ATO Output	$AV_{SS}$ - 0.3 to +PAV <sub>CC</sub> +0.3	V
ATOP	Powered ATO Output Current	400	mARms
T <sub>amb</sub>	Operating ambient Temperature	-40 to +85	°C
T <sub>stg</sub>	Storage Temperature	-50 to 150	°C
ATOP1 Pin	Maximum Withstanding Voltage Range	±1500	V
ATOP2 Pin	Test Condition: CDF-AEC-Q100-002- "Human Body Model" Acceptance Criteria: "Normal Performance"	±1000	V
Other pins	7.000ptarioc Onteria. Normai i enormance	±2000	V

## THERMAL DATA

Symbol	Parameter	TQFP44 with slug	Unit
R <sub>th-j-amb1</sub>	Maximum Thermal Resistance Junction-Ambient Steady State(*)	35	°C/W
R <sub>th-j-amb2</sub>	Maximum Thermal Resistance Junction-Ambient Steady State(**)	50	°C/W

47/ 4/30

<sup>(\*)</sup> Mounted on Multilayer PCB with a dissipating surface on the bottom side of the PCB (\*\*) It's the same condition of the point above, without any heatsinking surface on the board.

## **ELECTRICAL CHARACTERISTCS**

(AVcc = DVcc = +5V, PAVcc =+9 V, PAVss, SGND = DVss = 0V,-40°C ≤ Tamb ≤ 85°C, unless otherwise specified)

Symbol Parameter Test Condition Min Typ Max Unit

Symbol	Parameter	Test Condition	Min. Typ. Max.		Unit	
AV <sub>CC</sub> , DV <sub>CC</sub>	Supply Voltages		4.75	5	5.25	V
PAV <sub>CC</sub> - DV <sub>CC</sub>	PAV <sub>CC</sub> and DV <sub>CC</sub> Relation during Power-Up Sequence	DV <sub>CC</sub> < 4.75V	0.1		1.2	V
PAV <sub>CC</sub> - AV <sub>CC</sub>	PAV <sub>CC</sub> and DV <sub>CC</sub> Relation during Power-Up Sequence	AV <sub>CC</sub> < 4.75V	0.1		1.2	V
PAV <sub>cc</sub>	Power Supply Voltage		7.5		12.5	V
	Max allowed slope during Power-Up				10	V/ms
Alcc + Dlcc	Input Supply Current	Transmission & Receiving mode		5	7	mA
I PAV <sub>CC</sub>	Powered Analog Supply	TX mode (no load)		30	50	mArms
	Current	RX mode		500	1000	μΑ
		Maximum total current			370	mArms
Digital I/O						
V <sub>IH</sub>	High Logic Level Input Voltage		2			٧
V <sub>IL</sub>	Low Logic Level input Voltage				0.8	V
V <sub>OH</sub>	High Logic Level Output Voltage	I <sub>OH</sub> = -2mA	3.5			V
V <sub>OL</sub>	Low Logic Level Output Voltage	I <sub>OL</sub> = 2mA			0.4	V
Oscillator	L	L	ı			I
V <sub>IHX</sub>	XIN High Level Input Voltage	External Clock	3			V
V <sub>ILX</sub>	XIN Low Level Input Voltage	External Clock			2	V
DC	XTAL Clock Duty Cycle	External Clock	40		60	%
Xtal	Crystal Oscillator frequency			16	I	MHz
Tclock	Oscillator Period (1/Xtal)			62.5		ns
Xtal <sub>ESR</sub>	External Oscillator Esr Resistance				40	Ohm
Xtal <sub>CL</sub>	External Oscillator Stabilization Capacitance				16	pF
Transmitte	r					
IATOP	Output Transmitting Current in programmable current limiting	Vsense connected though a 100pF cap to GND; Rcl=1.85k $\Omega$ ; R <sub>LOAD</sub> =1 $\Omega$ (as in fig. 13)	250	310	370	mArms
V <sub>ATO</sub>	Max Carrier Output AC Voltage	R <sub>CL</sub> = 1.85kΩ Vsense=0V	1.75	2.3	3.5	$V_{PP}$
V <sub>ATODC</sub>	Output DC Voltage on ATO		1.7	2.1	2.5	V
HD2 <sub>ATO</sub>	Second Harmonic Distortion on ATO	V <sub>ATO</sub> = 2V <sub>PP</sub> ; Fc=86KHz		-55	-42	dB
HD3 <sub>ATO</sub>	Third Harmonic Distortion on ATO	V <sub>ATO</sub> = 2V <sub>PP</sub> ; Fc=86KHz		-52	-49	dB
VATOP(AC)	Max Carrier Output AC Voltage for each ATOP1 and ATOP2 pins	$\begin{aligned} R_{CL} &= 1.85 k\Omega \\ Vsense &= 0V \\ PAVcc &\geq \frac{VATOP(AC)}{2} + 7.5V \end{aligned}$	3.5	4.6	6	V <sub>pp</sub>
V <sub>ATOP(DC)</sub>	Output DC Voltage on ATOP1 and ATOP2 pins		3.5	4.2	5	V

# **ELECTRICAL CHARACTERISTCS** (continued)

(AVcc = DVcc = +5V, PAVcc =+9 V, PAVss, SGND = DVss = 0V,-40°C ≤ Tamb ≤ 85°C, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
HD2 <sub>ATOP</sub>	Second Harmonic Distortion on each ATOP1 and ATOP2 pins	V <sub>ATOP</sub> = 4V <sub>PP</sub> No Load		-55	-42	dB
		$V_{ATOP} = 4V_{PP}$ $R_{LOAD} = 50\Omega$ (Differential) Carrier Frequency: 132.5KHz		-65	-53	dB
HD3 <sub>ATOP</sub>	Third Harmonic Distortion on each ATOP1 and ATOP2 pins	V <sub>ATOP</sub> = 4V <sub>PP</sub> No Load.		-56	-49	dB
		$V_{ATOP} = 4V_{PP}$ $R_{LOAD} = 50\Omega$ (Differential) Carrier Frequency: 132.5KHz		-65	-52	dB
VATOP	Accuracy with Voltage Control Loop Active	$R_{CL} = 0\Omega$	-1		+1	GST
GST	ALC Gain Step Control loop gain step		0.6	1	1.4	dB
DRNG	ALC Dynamic Range			30		dB
VCL <sub>TH</sub>	Voltage control loop reference threshold on V <sub>sense</sub> pin	Figure 13	170	190	210	mV <sub>PK</sub>
VCL <sub>HYST</sub>	Hysteresis on Voltage loop reference threshold	Figure 13		+-19		mV
CCL <sub>TH</sub>	Current control loop reference threshold on C <sub>sense</sub> pin	Figure 13	1.80	1.90	2.00	V
CCL <sub>HYST</sub>	Hysteresis on Voltage loop reference threshold	Figure 13	210	250	290	mV
V <sub>SENSE</sub>	VSENSE Input Impedance			36		KΩ
T <sub>RxTx</sub>	Carrier Activation Time	Figure 16 - 600 Baud Xtal=16MHz	0.01		1.6	ms
		Figure 16- 1200 Baud Xtal=16MHz	0.01		800	μs
		Figure 16- 2400 Baud Xtal=16MHz	0.01		400	μs
		Figure 16- 4800 Baud Xtal=16MHz	0.01		200	μs
TALC	Carrier Stabilization Time From STEP 16 to zero or From step 16 to step 31,	Figure 16. Xtal =16MHz			3.2	ms
T <sub>ST</sub>	Tstep	Figure 16 Xtal =16MHz			200	μs
Receiver				÷.		
$V_{IN}$	Input Sensitivity (Normal Mode)			1	2	$mV_{rms}$
	Input Sensitivity (High Sens.)			500		$\mu V_{\text{rms}}$
V <sub>IN</sub>	Maximum Input Signal				2	V <sub>rms</sub>
R <sub>IN</sub>	Input Impedance		80	100	140	kΩ
V <sub>CD</sub>	Carrier Detection Sensitivity (Normal Mode)			1	2	mV <sub>rms</sub>
	Carrier Detection Sensitivity (High Sensitivity Mode)			500		μV <sub>rms</sub>
$V_{BU}$	Band in Use Detection Level			77	85	dB/ µVrms

# **ELECTRICAL CHARACTERISTCS** (continued)

(AVcc = DVcc = +5V, PAVcc =+9 V, PAVss, SGND = DVss = 0V,-40°C ≤ Tamb ≤ 85°C, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Voltage Re	gulator					
VDC	Linear Regulator Output Voltage	-25 <tj<125 c<br="">0<lo<100ma< td=""><td>4.9</td><td>5.05</td><td>5.2</td><td>V</td></lo<100ma<></tj<125>	4.9	5.05	5.2	V
		-25 <tj<125 c<br="">0<lo<150ma< td=""><td>4.7</td><td></td><td>5.2</td><td>V</td></lo<150ma<></tj<125>	4.7		5.2	V
	Line Regulation	7.5V <pavcc<12.5v Idc=10mA</pavcc<12.5v 		10	50	mV
	Load Regulation	5mA <ldc<100ma Vin=7.5V</ldc<100ma 		20	75	mV
I(V <sub>DC</sub> )	Linear Regulator Current Limitation		150	180	210	V
UVLO	Input Under Voltage Lock Out Threshold		3.7	3.9	4.1	V
UVLO <sub>HYS</sub>	UVLO Hysteresis			340		mV
PG	Power Good Output Voltage Threshold on VDC pin		4.3	4.5	4.7	V
PG <sub>HYS</sub>	PG Hysteresis			250		mV
Other Fund	tions					1
T <sub>RSTO</sub>	Reset Time	See Figure 18; Xtal=16MHz	50			ms
T <sub>WD</sub>	Watch-dog Pulse Width	See Figure 18	3.5			ms
$T_{WM}$	Watch-dog Pulse Period	See Figure 18	T <sub>WD</sub> + 3.5		1490	ms
Two	Watch-dog Time Out	See Figure 18			1.5	s
T <sub>OUT</sub>	TX TIME OUT	Control Register Bit 7 and Bit 8 See Figure 17		1 3		s
T <sub>OFF</sub>	Time Out OFF Time	See Figure 17	125			ms
ToffD	RxTx 0->1 vs. TOUT Delay	See Figure 17			20	μs
T <sub>CD</sub>	Carrier Detection Time selectable by register	Control Register bit 9 and bit10 Figure 10		500 1 3 5		μs ms ms ms
T <sub>DCD</sub>	CD_PD Propagation Delay	Figure 10		300	500	μs
M <sub>CLK</sub>	Master Clock Output Selectable by register	Control Register bit 15 and bit 16 see table 6		fclock/2 fclock/4		MHz
B <sub>AUD</sub>	Baud rate	Control Register bit 3 and bit 4 see table 6		600 1200 2400 4800		Baud
T <sub>B</sub>	Baud rate Bit Time (=1/ <sub>BAUD</sub> )	Control Register bit 3 and bit 4 see table 6		1667 833 417 208		μs
Zero Cross	ing Detection					
ZC <sub>DEL</sub>	Zero Crossing Detection delay (delay between the ZCIN and ZCOUT signals)	Figure 19			1	μs
	•	•	-			

# **ELECTRICAL CHARACTERISTCS** (continued)

(AVcc = DVcc = +5V, PAVcc =+9 V, PAVss, SGND = DVss = 0V,-40°C ≤ Tamb ≤ 85°C, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
ZC <sub>(LOW)</sub>	Zero Crossing Detection Low Threshold		-45		-5	mV
ZC <sub>(HIGH)</sub>	Zero Crossing Detection High Threshold		5		+45	mV
ZC <sub>(OFFSET)</sub>	Zero Crossing Offset		-20		+20	mV
Operationa	l Amplifier					
C <sub>OUT</sub> (Sync)	Max Sync Current		15	28	45	mA
C <sub>OUT</sub> (Source)	Max Source Current		-30	-20	-10	mA
C <sub>IN(Offset)</sub>	Input Terminals OFFSET		-38		+38	mV
GBWP	Gain Bandwidth Product		6	7	9	MHz
Serial Interf	face					
Ts	Setup Time	see figure 3, 5, 6, 7 & 8			5	ns
T <sub>H</sub>	Hold Time	see figure 3, 5, 6, 7 & 8			2	ns
T <sub>CR</sub>	CLR/T vs. REG_DATA or RxTx	see figure 3, 5, 6, 7 & 8			T <sub>B</sub> /4	
T <sub>CC</sub>	CLR/T vs. CLR/T	see figure 3, 5, 6, 7 & 8	T <sub>B</sub>		2*T <sub>B</sub>	
T <sub>DS</sub>	Setup Time	see figure 3, 5, 6, 7 & 8	T <sub>B</sub> /4		T <sub>B</sub> /2	
T <sub>DH</sub>	Hold Time	see figure 3, 5, 6, 7 & 8	T <sub>B</sub> /4		T <sub>B</sub> /2	
T <sub>CRP</sub>		see figure 4	TH		T <sub>B</sub> /2	

## **FUNCTIONAL DESCRIPTION**

## **Carrier Frequencies**

ST7538 is a multi frequency device: eight programmable Carrier Frequencies are available (see table 1). Only one Carrier could be used a time. The communication channel could be varied during the normal working Mode to realize a multifrequency communication.

Selecting the desired frequency in the Control Register the Transmission and Reception filters are accordingly tuned.

Table 1.

FCarrier	F (KHz)
F0	60
F1	66
F2	72
F3	76
F4	82.05
F5	86
F6	110
F7 <sup>(1)</sup>	132.5

## **Baud Rates**

ST7538 is a multi Baud rate device: four Baud Rate are available (See table 2).

Table 2.

Baud Rate [Baud]	∆F <sup>(2)</sup> (Hz)	Deviation <sup>(3)</sup>
600	600	1 <sup>(4)</sup>
1200	600 1200	0.5 1
2400 <sup>(1)</sup>	1200 <sup>(1)</sup> 2400	0.5 1
4800	2400 4800	0.5 1

Note: 1. Default value

- 2. Frequency deviation.
- 3. Deviation =  $\Delta F$  / (Baud Rate)
- 4. Deviation 0.5 Not Allowed

## Mark and Space Frequencies

Mark and Space Communication Frequencies are defined by the following formula:

 $F(0) = FCarrier + [\Delta F]/2$ 

F ("1") = FCarrier -  $[\Delta F]/2$ 

 $\Delta$ **F** is the Frequency Deviation.

With Deviation = "0.5" the difference in terms of frequency between the mark and space tones is half the Baudrate value ( $\Delta \mathbf{F}$ =0.5\*BAudrate). When the Deviation = "1" the difference is the Baudrate itself ( $\Delta \mathbf{F}$ = Baudrate). The minimal Frequency Deviation is 600Hz.

Table 3.

Carrier Frequency	Baud	Deviation	Exact Freq (Clock=	uency [Hz] :16MHz)	Carrier Frequency	Baud	Deviation	Exact Freq (Clock=	uency [Hz] =16MHz)
(KHz)	Rate		"1"	"0"	(KHz)	Rate		"1"	"0"
60	600				82.05	600			
		1	59733	60221			1	81706	82357
•	1200	0.5	59733	60221		1200	0.5	81706	82357
		1	59408	60547			1	81380	82682
•	2400	0.5	59408	60547		2400	0.5	81380	82682
		1	58757	61198			1	80892	83171
•	4800	0.5	58757	61198		4800	0.5	80892	83171
		1	57617	62337			1	79590	84473
66	600				86	600			
		1	65755	66243			1	85775	86263
•	1200	0.5	65755	66243		1200	0.5	85775	86263
		1	65430	66569			1	85449	86589
•	2400	0.5	65430	66569		2400	0.5	85449	86589
		1	64779	67220			1	84798	87240
•	4800	0.5	64779	67220		4800	0.5	84798	87240
		1	63639	68359			1	83659	88379
72	600				110	600			
		1	71777	72266			1	109701	110352
•	1200	0.5	71777	72266		1200	0.5	109701	110352
		1	71452	72591			1	109375	110677
•	2400	0.5	71452	72591		2400	0.5	109375	110677
		1	70801	73242			1	108724	111165
•	4800	0.5	70801	73242		4800	0.5	108724	111165
		1	69661	74382			1	107585	112467
76	600				132.5	600			
		1	75684	76335			1	132161	132813
•	1200	0.5	75684	76335		1200	0.5	132161	132813
		1	75358	76660			1	131836	133138
•	2400	0.5	75358	76660		2400	0.5	131836	133138
		1	74870	77148			1	131348	133626
•	4800	0.5	74870	77148		4800	0.5	131348	133626
		1	73568	78451			1	130046	134928

#### **Host Processor Interface**

ST7538 exchanges data with the host processor thorough a serial interface.

The data transfer is managed by REG\_DATA and RxTx Lines, while data are exchanged using RxD, TxD and CLR/T lines.

Four are the ST7538 working modes:

- Data Reception
- Data Transmission
- Control Register Read
- Control Register Write

REG\_DATA and RxTx lines are level sensitive inputs.

Table 4.

	REG_DATA	RxTx
Data Transmission	0	0
Data Reception	0	1
Control Register Read	1	1
Control Register Write	1	0


#### ■ Mains Access

ST7538 features two type of communication interfaces:

- Asynchronous
- Synchronous

The selection can be done through the internal Control Register.

Figure 1.



## - Asynchronous Mode.

ST7538 allows to interface the Host Controller using a 3 line interface (RXD,TXD & RxTx). Data are exchange without any auxiliary Clock reference in an Asynchronous mode without adding any protocol bits. The host controller has to recover the clock reference in receiving Mode and control the Bit time in transmission mode. RxD line is forced to a low logic level when no carrier is detected.

#### - Synchronous mode.

St7538 allows to interface the host Controller using a four lines synchronous interface (RXD,TXD, CLR/T & RxTx). ST7538 is always the master of the communication and provides the clock reference on CLR/T line.

When ST7538 is in receiving mode an internal PLL recovers the clock reference. Data on RxD line are stable on CLR/T rising Edge.

When ST7538 is in transmitting mode the clock reference is internally generated and data are read on TxD line on CLR/T rising Edge.

If RxTx line is set to "1" & REG\_DATA="0" (Data Reception), ST7538 enters in an Idle State and CLR/T line is forced Low. After Tcc time the modem starts providing received data on RxD line.

If RxTx line is set to "0" & REG\_DATA="0" (Data Transmission), ST7538 d in an Idle State and transmission circuitry is switched on. (figure 3). After Tcc time the modem starts transmitting data present on TXD line (figure 3).

Figure 2.





Figure 3. Data Reception -> Data Transmission -> Data reception




## PACKET MODE (Only for Reception)

In Packet mode data transmission from ST7538 to Host Controller is done at a higher speed than the Mains one. This function could reduce the efficiency of data exchange process because the Host Controller is involved in data reception for a shorter period of time.

To achieve this function is enabled an internal auxiliary buffer which stores the incoming bits. The buffer is transferred to the host controller when full at the packet rate. The packet rate is programmable and is related to the Mclk clock frequency. The length of the packet can be also programmed through the control register (see table 9) to be 16, 14, 9 or 8 bits.

The packet mode to start working needs two levels of enable. One at the control register level the other at the pin level. TxD is the pin that if forced High enables the Packet Mode Function. According to when TxD is forced high, the next incoming bit is stored inside the internal buffer or delivered on RxD pin. If TxD pin is forced low during a RX session the transceiver starts working in bit mode and the content of the packet buffer is deleted.

Figure 4. Packet Mode Timing



## **Control Register Access**

The communication with ST7538 Control Register is always synchronous. The access is achieved using the same lines of the Mains interface (RxD, TxD and CLR/T) plus REG\_DATA Line.

With REG\_DATA = 1 and RxTx=0, the data present on TxD are loaded into the Control Register MSB first. The ST7538 sampled the TxD line on CLR/T rising edges. The control Register content is updated at the end of the register access section (REG\_DATA falling edge). If more than 24 bits are transferred to ST7538 only the latest 24 bits are stored inside the Control Register.

With REG\_DATA = 1 and RxTx=1, the content of the Control Register is sent on RxD port. The Data on RxD are stable on CLR/T rising edges MSB First.

Figure 5. Data Reception → Control Register read → Data Reception Timing Diagram




Figure 6. Data Reception → Control Register write → Data Reception Timing Diagram




Figure 7. Data Transmission → Control Register read → Data Reception Timing Diagram





Figure 8. Data Transmission → Control Register Write → Data Reception Timing Diagram



## **Receiving Mode**

The receive section is active when RxTx Pin ="1" and REG DATA=0.

The input signal is read on RAI Pin using SGND as ground reference and then pre-filtered by a Band pass Filter (+-10KHz). The Pre-Filter can be removed setting one bit in the Control Register. The Input Stage features a wide dynamic range to receive Signal with a Very Low Signal to Noise Ratio. The Amplitude of the applied waveform is automatically adapted by an Automatic Gain Control block (AGC) and then filtered by a Narrow Band Band-Pass Filter centered around the Selected Channel Frequency (+-6K). The resulting signal is down-converted by a mixer using a sinewave generated by the FSK Modulator. Finally an Intermediate Frequency Band Pass-Filter (IF Filter) improves the Signal to Noise ration before sending the signal to the FSK demodulator. The FSK demodulator then send the signal to the RX Logic for final digital filtering. Digital filtering Removes Noise spikes far from the BAUD rate frequency and Reduces the Signal Jitter. RxD Line is forced at logic level "0" when neither mark or space frequencies are detected on RAI Pin. Mark and Space Frequency in Receiving Mode must be distant at least BaudRate/2 to have a correct demodulation.

While ST7538 is in Receiving Mode (RxTx pin ="1"), the transmit circuitry, Power Line Interface included, are turned off. This allows the device to achieve a very low current consumption (5 mA typ). In Receiving mode ATOP2 pin is internally connected to PAVSS.

#### ■ High Sensitivity Mode

It is possible to increase ST7538 Receiving Sensitivity setting to "1" the High Sensitivity Bit of Control Register. This Function allows to increase the communication reliability when the ST7538 sensitivity is the limiting factor.

## ■ Synchronization Recovery System (PLL)

ST7538 embeds a Clock Recovery System to feature a Synchronous data exchange with the Host Controller.


The clock recovery system is realized by means of a second order PLL. Data on the data line (RxD) are stable on CLR/T line rising edge (CLR/T Falling edge synchronized to RxD line transitions ± LOCK-IN Range).

The PLL Lock-in and Lock-out Range is  $\pm \pi/2$ . When the PLL is in the unlock condition, CLR/T and RxD lines are forced to a low logic level.

When PLL is in unlock condition it is sensitive to RxD Rising and Falling Edges. The maximum number of transition required to reach the lock-in condition is 5. When in lock-in condition the PLL is sensitive only to RxD rising Edges to reduce the CLR/T Jitter.

ST7538 PLL is forced in the un-lock condition, when more than 32 equal symbols are received.

Figure 9.



## ■ Carrier/Preamble Detection

The Carrier/Preamble Block is a digital Frequency detector Circuit.

It can be used to manage the MAINS access and to detect an incoming signal.

Two are the possible setting:

- Carrier Detection
- Preamble Detection

<u>CARRIER DETECTION</u>: The Carrier/Preamble detection Block notifies to the host controller the presence of a Carrier when it detects on the RAI Input a signal with an harmonic component close to the programmed Carrier Frequency. The CD\_PD signal sensitivity is identical to the data reception sensitivity (1mVrms Typ. in Normal Sensitivity Mode).

The CD\_PD line is forced to a logic level low when a Carrier is detected.

<u>PREAMBLE DETECTION</u>: The Carrier/Preamble detection Block notifies to the host controller the presence of a Carrier modulated at the Programmed Baud Rate for at least 4 Consecutive Symbols ("1010" or "0101" are the symbols sequences detected).

CD PD line is forced low till a Carrier signal is detected and PLL is in the lock-in range.

To reinforce the effectiveness of the information given by CD\_PD Block, a digital filtering is applied on Carrier or Preamble notification signal (See Control Register Paragraph). The Detection Time Bits in the Control Register define the filter performance. Increasing the Detection Time reduced the false notifications caused by noise on main line. The Digital filter adds a delay to CD\_PD notification equal to the programmed Detection Time. When the carrier frequency disappears, CD\_PD line is held low for a period equal to the detection time and then forced high.

Figure 10. CD\_PD Timing during RX





Figure 11. Receiving Path Block Diagram



#### **Transmission Mode**

The transmit mode is set when RxTx Pin ="0" and REG\_DATA Pin ="0". In transmitting mode the FSK Modulator and the Power Line Interface are turned ON. The transmit Data (TXD) enter synchronously or asynchronously to the FSK modulator.


- Host Controller Synchronous Communication Mode: on CLR/T rising edge, TXD Line Value is read and sent to the FSK Modulator. ST7538 Manage the Transmission timing according to the BaudRate Selected
- Host Controller Asynchronous Communication Mode: TXD data enter directly to the FSK Modulator. The Host Controller Manages the Transmission timing

In both conditions no Protocol Bits are added by ST7538.

The FSK frequencies are synthesized in the FSK modulator from a 16 MHz crystal oscillator by direct digital synthesis technique. The frequencies Table in different Configuration is reported in Table 3. The frequencies precision is same as external crystal one's.

In the analog domain, the signal is filtered in order to reduce the output signal spectrum and to reduce the harmonic distortion. The transition between a symbol and the following is done at the end of the on-going half FSK sinewave cycle.

Figure 12.



## ■ Automatic Level Control (ALC)

The Automatic Level Control Block (ALC) is a variable gain amplifier (with 32 non linear discrete steps) controlled by two analog feed backs acting at the same time. The ALC gain range is 0dB to 30 dB and the gain change is clocked at 5KHz. Each step increases or reduces the voltage of 1dB (Typ). Two are the control loops acting to define the ALC gain:

- A Voltage Control loop
- A Current Control Loop

<u>The Voltage control loop</u> acts to keep the Peak-to-Peak Voltage constant on Vsense. The gain adjustment is related to the result of a peak detection between the Voltage waveform on Vsense and two internal Voltage references.

- If Vsense < VCL<sub>TH</sub> - VCL<sub>HYST</sub>

- If VCL<sub>TH</sub> - VCL<sub>HYST</sub> < Vsense < VCL<sub>TH</sub> + VCL<sub>HYST</sub>

- If Vsense > VCLTH + VLCHYST

The next gain level is increased by 1 step No Gain Change

The next gain level is decreased by 1 step

<u>The Current control loop</u> acts to limit the maximum Peak Output current inside ATOP1 and ATOP2. The current control loop acts through the voltage control loop decreasing the Output Peak-to-Peak Amplitude to reduce the Current inside the Power Line Interface.

The current sensing is done by mirroring the current in the High side MOS of the Power Amplifier (not dissipating current Sensing). The Output Current Limit (up to 400mApeak), is set by means of an external resistor (R<sub>CL</sub>) connected between CL and PAVss. The resistor converts the current sensed into a voltage signal. The Peak current sensing block works as the Output Voltage sensing Block:

- If  $V(CL) < CCL_{TH}$  -  $CCL_{HYST}$ - If  $CCL_{TH}$  -  $CCL_{HYST}$  < V(CL) <  $CCL_{TH}$  +  $CCL_{HYST}$ 


- If V(CL) > CCL<sub>TH</sub> + CLC<sub>HYST</sub>

Voltage Control Loop Acting No Gain Change

The next gain level is decreased by 1 step

Figure 13 shows the typical connection of Current an Voltage control loops.

Figure 13. Voltage and Current Feedback external interconnection Example



**Voltage Control Loop Formula** 

$$VR_{PK} \cong \frac{R_1 + R_2}{R_2} \cdot (VCL_{TH} \pm VCL_{HYST})$$


Table 5. Vout vs. R1 & R2 resistors value

Vout (Vrms)	Vout (dBμV)	(R1+R2)/R2	R2 (KΩ)	R1 (KΩ)
0.150	103.5	1.1	7.5	1.0
0.250	108.0	1.9	5.1	3.9
0.350	110.9	2.7	3.6	5.6
0.500	114.0	3.7	3.3	8.2
0.625	115.9	4.7	3.3	11.0
0.750	117.5	5.8	2.7	12.0
0.875	118.8	6.6	2.0	11.0
1.000	120.0	7.6	1.6	10.0
1.250	121.9	9.5	1.6	13.0
1.500	123.5	10.8	1.6	15.0

Notes: The rate of R2 takes in account the input resistance on the SENSE pin (36  $K\Omega$ ).

5.6nF capacitor effect has been neglected.

Figure 14. Typical Output Current vs. Rcl



## ■ Integrated Power Line Interface (PLI)

The Power Line Interface (PLI) is a double CMOS AB Class Power Amplifier with the two outputs (ATOP1 and ATOP2) in opposition of phase.

Two are the possible configuration:

- Single Ended Output (ATOP1).
- Bridge Connection

The Bridge connection guarantee a Differential Output Voltage to the load with twice the swing of each individual Output. This topology virtually eliminates the even harmonics generation.

The PLI requires, to ensure a proper operation, a regulated and well filtered Supply Voltage. PAVcc Voltage must fulfil the following formula to work without clipping phenomena:

$$\mathsf{PAVcc} \ge \frac{\mathsf{VATOP}(\mathsf{AC})}{2} + 7.5\mathsf{V}$$

To allow the driving of an external Power Line Interface, the output of the ALC is available even on ATO pin. ATO output has a current capability much lower than ATOP1 and ATOP2.

Figure 15. PLI Bridge Topology





Figure 16. PLI Startup Timing Diagram



## **Control Register**

The ST7538 is a multi-channel and multifunction transceiver. An internal 24 Bits Control Register allows to manage all the programmable parameters (table 5).

The programmable functions are:

- Channel Frequency
- Baud Rate
- Deviation
- Watchdog
- Transmission Timeout
- Frequency Detection Time
- Zero Crossing Synchronization
- Detection Method
- Mains Interfacing Mode
- Output Clock
- Packet Mode Baudrate
- Packet Length
- Packet Enable
- Input Pre-Filter
- Sensitivity Mode

**Table 6. Control Register Functions** 

	Function	Value	Selection		n	Note	Default
0 to 2	Frequencies	60 KHz 66 KHz 72 KHz 76 KHz 82.05 KHz 86 KHz 110 KHz 132.5 KHz	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1		132.5 kHz
3 to 4	Baud Rate	600 1,200 2,400 4,800	0 0 1 1		0 1 0 1		2400
5	Deviation	0.5 1	Bit 5 0 1				0.5
6	Watchdog	Disabled Enabled (1.5 s)	Bit 6 0 1				Enabled
7 to 8	Transmission Time Out	Disabled 1 s 3 s Not Used	0 0 1 1	3	0 1 0 1		1 sec
9 to 10	Frequency detection time	500 μs 1 ms 3 ms 5 ms	0 0 1 1	0	0 1 0 1		1 ms
11	Zero Crossing Synchronization	Disabled Enabled	Bit 11 0 1				Disabled

Table 6. Control Register Functions (continued)

	Function	Value	Selection		Note	Default
			Bit 13	Bit 12		
12 to 13	Detection Method	Carrier detection without conditioning	0	0	Carrier Detection Notification on CD_PD Line CLR/T and RxD signal always Present	Preamble detection without conditioning
		Carrier detection with conditioning	0	1	CLR/T and RxD lines are forced to "0" when Carrier is not detected	
		Preamble detection without conditioning	1	0	Preamble Detection Notification on CD_PD Line CLR/T and RxD signal always Present	
		Preamble detection with conditioning	1	1	Preamble Detection Notification on CD_PD Line CLR/T and RxD lines are forced to "0" when Preamble has not been detected or PLL is in Unlock condition	
			Bit	14		
14	Mains Interfacing Mode	Synchronous Asynchronous	0			Asynchronous
			Bit 16	Bit 15		
15 to 16	Output Clock	16 MHz 8 MHz 4 MHz Not Used	0 0 1 1	0 1 0 1		4 MHz
			Bit 18	Bit 17		
17 to 18	Packet Mode Baud Rate	Mclk/32 Mclk/64 Mclk/128 Mclk/256	0 0 1 1	0 1 0 1		MLCK/64
			Bit 20	Bit 19		
19 to 20	Packet Length	8 Bit 9 Bit 14 Bit 16 Bit	0 0 1 1	0 1 0 1		14 bits
			Bit	21		
21	Packet Mode Enable	Disabled Enabled	0 1			Disabled
			Bit 22			
22	Sensitivity Mode	Normal Sensitivity High Sensitivity	0 1			Normal
23	Input Filter	Disabled Enabled	0 1			Disabled

#### **AUXILIARY ANALOG AND DIGITAL FUNCTIONS**

#### **Band In Use**

The Band in Use Block has a Carrier Detection like function but with a different Input Sensibility (77dB $\mu$ V Typ.)

and with a different BandPass filter Selectivity (40dB/Dec).

BU line is forced High when a signal in band is detected.

To prevent BU line false transition, BU signal is conditioned to Carrier Detection Internal Signal.


#### **Time Out**

Time Out Function is a protection against a too long data transmission. When Time Out function is enabled after 1 or 3 second of continuos transmission the transceiver is forced in receiving mode. This function allows ST7538 to automatically manage the CENELEC Medium Access specification. When a time-out event occur, TOUT is forced high, and is held high for at least 125 ms. To Unlock the Time Out condition RxTx should be forced High. During the time out period only register access or reception mode are enabled.

During Reset sequence if RxTx line ="0" & REG\_DATA line ="1", TIMEOUT protection is suddendly enabled and ST7538 must be configured in data reception after the reset event before starting a new data transmission.

Time Out time is programmable using Control Register bits 7 and 8 (table 6).


Figure 17. Time-out Timing and Unlock Sequence



## **Reset & Watchdog**

RSTO Output is a reset generator for the application circuitry. During the ST7538 startup sequence is forced low. RSTO becomes high after a  $T_{RSTO}$  delay from the end of oscillator startup sequence. Inside ST7538 is also embedded a watchdog function. The watchdog function is used to detect the occurrence of a software fault of the Host Controller. The watchdog circuitry generates an internal and external reset (RSTO low for  $T_{RSTO}$  time) on expiry of the internal watchdog timer. The watchdog timer reset can be achieved applying a negative pulse on WD pin Fig 18.

Figure 18. Reset and Watchdog Timing



#### **Zero Crossing Detection**

The Mains Voltage Zero Crossing can be detected, through a proper connection of ZCIN to the Mains. ZCIN comparator has a threshold fixed at SGND. ZCOUT is a TTL Output forced High after a positive zero-crossing transition, and low after a negative one.

Setting the Bit 11 inside the Control Register to "1" the transmission is automatically synchronized to the mains positive zero-crossing transition. This function is achieved turning on the PLI when RX/TX is low and delaying the CLR/T first transition until the first zero-crossing event. The automatic synchronization procedure can work only if the synchronous interface is programmed. If asynchronous interface is in use the Zero Crossing synchronization can be achieved managing the ZCOUT line.




Figure 19. Synchronous Zero-Crossing Transmission

## **Output Clock**

MCLK is the master clock output. The clock frequency sourced can be programed through the control register to be a ratio of the crystal oscillator frequency (Fosc, Fosc/2 Fosc/4). The transition between one frequency and another is done only at the end of the ongoing cycle.

#### Rea OK

REGOK allows to detect an undesired modification of the control register content. REGOK function is disabled during a control register writing session.

#### **Under Voltage Lock Out**

The UVLO function turns off the device if the PAVdd voltage falls under 4V. Hysteresis is 340mV typically.

#### **Thermal Shutdown**

The ST7538 is provided of a thermal protection which turn off the PLI when the junction temperature exceeds  $170^{\circ}\text{C} \pm 10\%$ . Hysteresis is around  $30^{\circ}\text{C}$ .

When shutdown threshold is overcome, PLI interface is switched OFF.


Thermal Shutdown event is notified to the HOST controller using TIMEOUT line. When TIMEOUT line is High, ST7538 junction temperature exceed the shutdown threshold (Not Lached).

## **5V Voltage Regulator and Power Good Function**

ST7538 has an embedded 5V linear regulator externally available to supply the application circuitry. The linear regulator has a very low quiescent current ( $50\mu A$ ) and a current capability of 100mA. The regulator is protected against short circuitry events.

When the regulator Voltage is above the power good threshold ( $V_{PG}$ ), Power Good line is forced high, while is forced low at startup and when VDC falls below  $V_{PG}$  -  $V_{PGHYS}$  Voltage.

Figure 20. Power Good Function



## **Power-Up Procedure**


To ensure ST7538 proper power-Up sequence, PAVcc, AVss and DVss Supply has to fulfil the following rules:

PAVcc rising slope must not exceed 10V/ms.

When DVdd and AVdd are below 5V: 100mV < PAVcc-AVdd, PAVcc-DVdd < 1.2V.

When AVdd and DVdd supply are connected to VDC the above mentioned relation is guarantied if VDC load < 100mA and if the filtering capacitor on VDC < 100uF.

Figure 21. Power-UP Sequence



## **PACKAGE INFORMATION**

Best thermal performance is acheived when slug is soldered to PCB.

It is recomended to have five solder dots (See fig. 22) without resist to connect the Copper slug to the ground layer on the soldering side. Moreover it is recomeded to connect the ground layer on the soldering side to another ground layer on the opposite side with 15 to 20 vias.

It is suggested to not use the PCB surface below the slug area to interconnect any pin except groung pins.




Figure 22. Application Schematic Example with Coupling Tranformer.

Figure 23. ST7538 Slug Drawing







Figure 24. Soldering Information



DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			1.60			0.063	
A1	0.05		0.15	0.002		0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
b	0.30	0.37	0.45	0.012	0.014	0.018	
С	0.09		0.20	0.003		0.008	
D	11.80	12.00	12.20	0.464	0.472	0.480	
D1	9.80	10.00	10.20	0.386	0.394	0.401	
D3		8.00			0.315		
е		0.80			0.031		
E	11.80	12.00	12.20	0.464	0.472	0.480	
E1	9.80	10.00	10.20	0.386	0.394	0.401	
E3		8.00			0.315		
Н		5.89			0.232		
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00			0.039		
S	6.00			0.236			
S1	6.00			0.236			
K	0° (min.), 3.5° (typ.), 7°(max.)						
ccc			0.10			0.004	

# OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com

