

Printed September 11, 1996

QUAD ASYNCHRONOUS RECEIVER AND TRANSMITTER WITH FIFO

DESCRIPTION

The ST68C554 is a quad universal asynchronous receiver and transmitter with FIFO and modem control signals. Designed to interface with MOTOROLA, ROCKWELL, HITACHI bus and other popular microprocessors. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 1.5 MHz.

The ST68C554 is an improved, quad version of the NS16550 UART with faster operating access time. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link.

The ST68C554 is fabricated in an advanced 1.2μ CMOS process to achieve low drain power and high speed requirements.

FEATURES

- · Motorola, Rockwell, Hitachi bus compatible
- Quad ST16C550
- 16 byte transmit FIFO
- 16 byte receive FIFO with error flags
- Modem control signals (CTS*,RTS*, DSR*, DTR*, RI*, CD*)
- Programmable character lengths (5, 6, 7, 8)
- Even, odd, or no parity bit generation and detection
- Status report register
- TTL compatible inputs, outputs
- 460.8 kHz transmit/receive operation with 7.372 MHz external clock source


ORDERING INFORMATION

 Part number
 Package
 Operating temperature


 ST68C554CJ68
 PLCC
 0° C to +70° C

 ST68C554IJ68
 PLCC
 -40° C to +85° C

PLCC Package



BLOCK DIAGRAM



SYMBOL DESCRIPTION

Pin	Signal Type	Pin Description			
5-66	I/O	Bi-directional data I/O. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the leas significant bit of the data bus and the first serial data bit to be received or transmitted.			
7,29 41,63	I	Serial data input . The serial information received from MODEM or RS232 to ST68C554 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.			
17,19 51,53	0	Serial data output A. The serial data of channel A is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset local loopback mode or when the transmitter is disabled			
16	I	Chip select (active low). A low at this pin will enable the UART A-D CPU data transfer operation.			
35	I	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.			
36	0	Crystal input 2. See XTAL1.			
18	I	Read/Write strobe. A low on this pin will transfer the contents of the CPU data bus to the addressed register. A high on this pin will transfer the contents of the ST68C554 data bus to the CPU.			
9,27 43,61	I	Carrier detect A-D (active low). A low on this pin indicates that carrier has been detected by the modem.			
6,23,31 40,57	0	Signal and power ground.			
	5-66 7,29 41,63 17,19 51,53 16 35 36 18 9,27 43,61 6,23,31	5-66 I/O 7,29 41,63 I 17,19 51,53 O 16 I 35 I 36 O 18 I 9,27 43,61 I			

SYMBOL DESCRIPTION

Symbol	Pin	Signal Type	Pin Description
DSR* A/B DSR* C/D	10,26 44,60	I	Data set ready A-D. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART.
RI* A/B RI* C/D	8,28 42,62	I	Ring detect A-D indicator . (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.
RTS* A/B RTS* C/D	14,22 48,56	0	Request to send A-D. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to low state. After the reset this pin will be set to high.
CTS* A/B CTS* C/D	11,25 45,59	I	Clear to send A-D. (active low) The CTS* signal s a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS* has no effect on the transmitter output.
A4	50	I	Address line 4. To select one of the four UARTS.
A3	20	I	Address line 3. To select one of the four UARTS.
A2	32	I	Address line 2. To select internal registers.
A1	33	I	Address line 1. To select internal registers.
A0	34	ı	Address line 0. To select internal registers.
IRQ*	15	0	Interrupt output. (active low open collector) This pin goes low (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected on UART A-D.
DTR* A/B DTR* C/D	12,24 46,58	0	Data terminal ready A-D. (active low) To indicate that

SYMBOL DESCRIPTION

Symbol	Pin	Signal Type	Pin Description					
			ST68C554 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a "1" at the MCR bit-0 will set the DTR* output to low. This pin will be set to high state after writing a "0" to that register or after the reset.					
RESET*	37	I	Master reset. (active low) A low on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.					
VCC VCC	13,30 47,64	I	Power supply input.					
TXRDY*	39	0	Transmit ready (active low). This pin goes high when the transmit FIFO of the ST68C554 (any one) is full. It can be used as a single or multi-transfer DMA.					
RXRDY*	38	0	Receive ready (active low). This pin goes low when the receive FIFO of the ST68C554 is full. It can be used as a single or multi-transfer DMA.					

SERIAL PORT SELECTION GUIDE

CS*	A4	А3	UART X
1	х	х	х
0	0	0	UART A
0	0	1	UART B
0	1	0	UART C
0	1	1	UART D

PROGRAMMING TABLE

A2	A1	A0	READ MODE	WRITE MODE
0 0	0 0	0 1	Receive Holding Register	Transmit Holding Register Interrupt Enable Register
0	1	0	Interrupt Status Register	FIFO Control Register
0	1	1		Line Control Register
1	0	0		Modem Control Register
1	0	1	Line Status Register	
1	1	0	Modem Status Register	
1	1	1	Scratchpad Register	Scratchpad Register
0	0	0	_	LSB of Divisor Latch
0	0	1		MSB of Divisor Latch

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A-D

The serial transmitter section consists of a Transmit Hold Register A-D and Transmit Shift Register A-D. The status of the transmit hold register is provided in the Line Status Register A-D. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A-D whenever the transmitter holding register A-D or transmitter shift register A-D is empty. The transmit holding register empty A-D flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A-D. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RX A-D is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RX A-D input. Receiver status codes will be posted in the Line Status Register A-D.

FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

- A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
- B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
- C)The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST68C554 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

- A) LSR BIT-0 will be set as long as there is one byte in the receive FIFO.
- B) LSR BIT4-1 will specify which error(s) has occurred.
- C) LSR BIT-5 will indicate when the transmit FIFO is empty.

D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.

E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

vides the highest interrupt level to be serviced by the

PROGRAMMABLE BAUD RATE GENERATOR

The ST68C554 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-24 MHz and dividing it by any divisor from 1 to 2¹⁶ -1. Customize Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of baud rate generator.

INTERRUPT ENABLE REGISTER A-D

The Interrupt Enable Register A-D masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the IRQ* output pin.

IER BIT-0:

0=disable the receiver ready interrupt 1=enable the receiver ready interrupt

IER BIT-1:

0=disable transmitter empty interrupt 1=enable transmitter empty interrupt

IER BIT-2:

0=disable receiver line status interrupt 1=enable receiver line status interrupt

IER BIT-3:

0=disable the modem status register interrupt 1=enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A-D

The ST68C554 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A-D provides the source of the interrupt in prioritized manner. During the read cycle, the ST68C554 pro-

Р	D3	D2	D1	D0	Source of the interrupt
1	0	1	1	0	LSR (Receiver Line Sta- tus Register)
2	0	1	0	0	RXRDY (Received Data Ready)
2*	1	1	0	0	RXRDY (Receive Data
3	0	0	1	0	time out) TXRDY (Transmitter Holding Register Empty)
4	0	0	0	0	MSR (Modem Status Register)

*RECEIVE TIME-OUT:

This mode is enabled when STARTECH UART is operating in FIFO mode. Receive time out will not occur if the receive FIFO is empty. The time out counter will be reset at the center of each stop bit received or each time receive holding register is read. The actual time out value is T (Time out length in bits)= 4 X P (Programmed word length) + 12. To convert time out value to a character value, user has to divide this number to its complete word length + parity (if used) + number of stop bits and start bit.

Example -A: If user programs the word length = 7, and no parity and one stop bit, Time out will be: $T = 4 \times 7$ (programmed word length) +12 = 40 bits Character time = 40 / 9 [(programmed word length = 7) + (stop bit = 1) + (start bit = 1)] = 4.4 characters.

Example -B: If user programs the word length = 7, with parity and one stop bit, the time out will be: $T = 4 \times 7$ (programmed word length) + 12 = 40 bits Character time = 40 / 10 [(programmed word length = 7) + (parity = 1) + (stop bit = 1) + (start bit = 1) = 4 characters.

ISR BIT-0:

0=an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1=no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-5:

These bits are not used and are set zero.

ISR BIT 6-7:

0=Normal mode.

1=FIFO's are enabled.

FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signaling.

FCR BIT-0:

0=Disable the transmit and receive FIFO. 1=Enable the transmit and receive FIFO.

FCR BIT-1:

0=No change.

1=Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-2:

0=No change.

1=Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-3:

0=No change.

1=Changes RXRDY and TXRDY pins from mode "0" to mode "1".

Transmit operation in mode "0":

When ST68C554 is in ST16C450 mode (FCR bit-0=0) or in the FIFO mode (FCR bit-0=1, FCR bit-3=0) when there are no characters in the transmit FIFO or transmit holding register, the TXRDY* pin will go low. Once active the TXRDY* pin will go high (inactive) after the first character is loaded into the transmit holding register.

Receive operation in mode "0":

When ST68C554 is in ST16C450 mode (FCR bit-0=0) or in the FIFO mode (FCR bit-0=1, FCR bit-3=0) and there is at least 1 character in the receive FIFO, the RXRDY* pin will go low. Once active the RXRDY* pin will go high (inactive) when there are no more characters in the receiver.

Transmit operation in mode "1":

When ST68C554 is in ST16C550 mode (FCR bit-0=1, FCR bit-3=1) the TXRDY* pin will become high (inactive) when the transmit FIFO is completely full. It will be low if one or more FIFO locations are empty.

Receive operation in mode "1":

When ST68C554 is in ST16C550 mode (FCR bit-0=1, FCR bit-3=1) and the trigger level or the timeout has been reached, the RXRDY* pin will go low. Once it is activated it will go high (inactive) when there are no more characters in the FIFO.

FCR BIT 4-5:

Not used.

FCR BIT 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
1	0	04 08
1	1	14

LINE CONTROL REGISTER A-D

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00=5 bits word length 01=6 bits word length 10=7 bits word length 11=8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit.

0=1 stop bit, when word length=5, 6, 7, 8 bits 1=1 and 1/2 stop bit, when word length=5 bits 1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0=no parity

1=a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0=odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1=an even parity bit is generated by calculating the number of even 1's in the transmitted data; receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR BIT-4=1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1=forces the transmitter output (TX A-D) to go low to alert the communication terminal 0=normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLEN). 0=normal operation

1=select divisor latch register

MODEM CONTROL REGISTER A-D

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR* output to high 1=force DTR* output to low

MCR BIT-1:

0=force RTS* output to high 1=force RTS* output to low

MCR BIT2-3:

x=not used

MCR BIT -4:

0=normal operating mode

1=enable local loop-back mode (diagnostics). The transmitter output (TX A-D) is set high (Mark condition), the Receiver inputs (RX A-D, CTS A-D*, DSR A-D*, CD A-D*, and RI A-D*) are disabled. Internally, the transmitter output is connected to the receiver input and DTR A-D*, RTS A-D* and MCR A-D bit-2,3 are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IER A-D.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A-D

This register provides the status of data transfer to CPU.

LSR BIT-0:

0=no data in receive holding register

1=a data has been received and saved in the receive holding register

LSR BIT-1:

0=no overrun error (normal)

1=overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0=no parity error (normal)

1=parity error, received data does not have correct parity information

LSR BIT-3:

0=no framing error (normal)

1=framing error received, received data did not have a valid stop bit

LSR BIT-4:

0=no break condition (normal)

1=receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0=transmit holding register is full; ST68C554 will not accept any data for transmission

1=transmit holding register is empty; CPU can load the next character

LSR BIT-6:

0=transmitter holding and shift registers are full 1=transmitter holding and shift registers are empty

LSR BIT-7:

0=Normal

1=At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read.

MODEM STATUS REGISTER A-D

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS* input to the ST68C554 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR* input to the ST68C554 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI* input to the ST68C554 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD* input to the ST68C554 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS* input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the DSR* input.

MSR BIT-6:

This bit is equivalent to MCR bit-2 during local loopback mode. It is the compliment of the RI* input.

MSR BIT-7:

This bit is equivalent to MCR bit-3 during local loop-back mode. It is the compliment to the CD* input.

SCRATCHPAD REGISTER A-D

ST68C554 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16xCLOCK %ERROR	DVISOR
50	2304	
75	1536	
150	768	
300	384	
600	192	
1200	96	
2400	48	
4800	24	
7200	16	
9600	12	
19.2	6	
38.4K	3	
56K	2	2.77
115.2K	1	

ST68C554 EXTERNAL RESET CONDITION

REGISTERS	RESET STATE
IER A-D ISR A-D LCR A-D MCR A-D LSR A-D	BITS 0-7=0 BIT-0=1, BIT-7=0 BITS 0-7=0 BITS 0-7=0 BITS 0-4=0, BITS 5-6=1, BIT-7=0 BITS 0-3=0, BITS 4-7= input signals

SIGNALS	RESET STATE
TX A-D	High
RTS* A-D	High
DTR* A-D	High
RXRDY*	High
TXRDY*	Low
IRQ	Three state mode

ST68C554 ACCESSIBLE REGISTERS

A2	A 1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0	1	0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0	1	0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	int priority bit-3	int priority bit-2	int priority bit-1	int status bit-0
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	Not used	Not used	RTS*	DTR*
1	0	1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	стѕ	delta CD*	delta RI*	delta DSR*	delta CTS*
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

DLL and DLM are accessible only when LCR bit-7 is set to "1".

AC ELECTRICAL CHARACTERISTICS

 $\rm T_{_{A}}\!\!=\!\!0^{\circ}$ - 70° C, Vcc=3.3 - 5.0 V \pm 10% unless otherwise specified.

Symbol	Parameter	Min	Limits Min Typ Max			Conditions
T ₁ T ₂ T ₃ T ₈ T ₉ T ₁₂ T ₁₃ T ₁₄ T ₁₅ T ₁₆	Clock high pulse duration Clock low pulse duration Clock rise/fall time Chip select setup time Chip select hold time Data setup time Data hold time from write or CS* Write set up time Write strobe width Chip select hold time from write	90 20 5 0 15 5 10 50 15	Limits Typ	Max 10	ns n	Conditions
T ₁₇ T ₁₈ TW T ₂₄ T ₂₅ Tr T ₂₇ T ₂₈ T ₂₉	Write cycle delay Data setup time Write cycle=T ₁₅ +T ₁₇ Data hold time Read cycle delay Read cycle=T ₁₈ +T ₂₅ Chip select pulse width Delay from Write to output Delay to set interrupt from MODEM input	45 10 105 0 25 105 75		10 50 35	ns ns ns ns ns ns ns	100 pF load 100 pF load
T ₃₁ T ₃₂ T ₃₃ T ₃₄ T ₃₅ T ₄₄ T ₄₅ T ₄₆ T ₄₇ T _R	Delay from stop to set interrupt Delay from Read to reset interrupt Delay from initial IRQ* reset to transmit start Delay from stop to interrupt Delay from Write to reset interrupt Delay from stop to set RxRdy Delay from read (CS*) to reset RxRdy Delay from write to set TxRdy Delay from start to reset TxRdy Reset pulse width	8		1 _{Rclk} 200 24 100 75 1 _{RCLK} 100 195 8	ns ns * ns ns ns ns	100 pF load 100 pF load

^{* =} Baudout* cycle

ABSOLUTE MAXIMUM RATINGS


Supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW

DC ELECTRICAL CHARACTERISTICS


 $T_A=0^{\circ}$ - 70° C, Vcc=3.3 - 5.0 V ± 10% unless otherwise specified.

Symbol	Parameter	Min	Limits Typ	Max	Units	Conditions
V _{ILCK} V _{IHCK} V _{IL} V _{IH}	Clock input low level Clock input high level Input low level Input high level	-0.5 3.0 -0.5 2.2	7.	0.6 VCC 0.8 VCC	V V V	
V _{OL} V _{OH} I _{CC} I _{IL} I _{CL}	Output low level Output high level Avg. power supply current Input leakage Clock leakage	2.4	6	0.4 12 ±10 ±10	V V mA μA μA	I _{oL} = 6 mA on all outputs I _{OH} = -6 mA
V _{ILCK} V _{IHCK} V _{IL} V _{IH} V _{OL} V _{OH}	Clock input low level Clock input high level Input low level Input high level Output low level on all outputs Output high level Avg power supply current	-0.3 2.4 -0.3 2.0	10	0.8 VCC 0.8 VCC 0.4	V V V V mA	Vcc=3.0 V Vcc=3.0 V Vcc=3.0 V Vcc=3.0 V Vcc=3.0 V, I _{oL} = 8.5 mA Vcc=3.0 V, I _{OH} = -4 mA Vcc=3.0 V


GENERAL READ TIMING




GENERAL WRITE TIMING




MODEM TIMING












RXRDY TIMING FOR MODE "0"




RXRDY TIMING FOR MODE "1"



TRANSMIT TIMING



TXRDY TIMING FOR MODE "0"



TXRDY TIMING FOR MODE "1"

