

**Preliminary Specifications** 

#### **FEATURES:**

- Multi-Purpose 8-bit 8051 Family Compatible Microcontroller Unit (MCU) with Embedded SuperFlash Memory
- Fully Software and Development Toolset Compatible as well as Pin-For-Pin Package Compatible with Standard 8xC5x Microcontrollers
- 256 Bytes Register/Data RAM
- 20/36 KByte Embedded High Performance Flexible SuperFlash EEPROM
  - One 16/32 KByte block (128-Byte sector size)
  - One 4 KByte block (64-Byte sector size)
  - Individual Block Security Lock with Softlock™ feature
  - 87C5x Programmer Compatible
  - Concurrent Operation during In-Application Programming<sup>™</sup>(IAP<sup>™</sup>)
  - Memory Re-Mapping for Interrupt Support during IAP
- Support External Address Range up to 64 KByte of Program and Data Memory

- High Current Drive on Port 1 (5, 6, 7) pins
- Three 16-bit Timer/Counter
- Programmable Serial Port (UART)
- Six Interrupt Sources at 2 Priority Levels
- Selectable Watchdog Timer (WDT)
- Four 8-bit I/O Ports (32 I/O Pins)
- TTL- and CMOS-Compatible Logic Levels
- Extended Power-Saving Modes
  - Idle Mode
  - Power Down Mode with External Interrupt Wake-up
  - Standby (Stop Clock) Mode
- High Speed Operation at 5 Volts (0 to 33MHz)
- Low Voltage (2.7V) Operation (0 to 12MHz)
- PDIP-40, PLCC-44 and TQFP-44 Packages
- Temperature Ranges:
  - Commercial (0°C to +70°C)
  - Industrial (-40°C to +85°C)

#### PRODUCT DESCRIPTION

SST89C54 and SST89C58 are members of the FlashFlex51 family of 8-bit microcontrollers. The FlashFlex51 family is a family of embedded microcontroller products designed and manufactured on the state-of-the-art SuperFlash CMOS semiconductor process technology.

As a member of the FlashFlex51 controller family, the SST89C54/58 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with standard 8xC5x microcontroller devices.

SST89C54/58 comes with 20/36 KByte of integrated on-chip flash EEPROM program memory using the patented and proprietary Silicon Storage Technology, Inc. (SST) CMOS SuperFlash EEPROM technology with the SST field enhancing tunneling injector split-gate memory cells. The SuperFlash memory is partitioned into 2 independent program memory blocks. The primary SuperFlash Block 0 occupies 16/32 KByte of internal program memory space and the secondary SuperFlash Block 1 occupies 4 KByte of SST89C54/58's internal program memory space. The 4 KByte secondary SuperFlash block can be mapped to the highest or lowest location of the 64 KByte address space: it can also be hidden from the program counter and used as an independent EEPROM-like data memory. The flash memory blocks can be programmed

via a standard 87C5x OTP EPROM programmer fitted with a special adapter and firmware for SST89C54/58 devices. During the power-on reset, the SST89C54/58 can be configured as a master for source code storage or as a slave to an external host for In-Application Programming (IAP) operation. SST89C54/58 is designed to be programmed "In-System" and "In-Application" on the printed circuit board for maximum flexibility. The device is pre-programmed with a sample bootstrap loader in the memory (see Note 1), demonstrating the initial user program code loading or subsequent user code updating via the "IAP" operation.

In addition to 20/36 KByte of SuperFlash EEPROM program memory on-chip, the SST89C54/58 can address up to 64 KByte of program memory external to the chip. The SST89C54/58 have 256 x 8 bits of on-chip RAM. Up to 64 KByte of external data memory (RAM) can be addressed.

The highly reliable, patented SuperFlash technology and memory cell architecture have a number of important advantages for designing and manufacturing flash EEPROMs, when compared with other approaches. These advantages translate into significant cost and reliability benefits for our customers.

Note 1: The sample bootstrap loader is for the user's reference and convenience only. SST does not guarantee the functionality or the usefulness of the sample bootstrap loader. Chip-Erase or Block-Erase operations will erase the pre-programmed sample code.



## **Preliminary Specifications**

## **TABLE OF CONTENTS**

PRODUCT FEATURES	1
PRODUCT DESCRIPTION	1
FUNCTIONAL BLOCKS	
PIN ASSIGNMENTS	
MEMORY ORGANIZATION Program Memory Memory Re-Mapping Activation and Deactivation of Memory Re-Mapping Data Memory Special Function Registers (SFR) CPU Related SFRs Flash Memory Programming SFRs Watchdog Timer SFRs Timer/Counters SFRs Interface SFRs	
FLASH MEMORY PROGRAMMING  External Host Programming Mode  Product Identification  External Host Mode Commands  External Host Mode Clock Source  Arming Command  Programming a SST89C54/58  Flash Operation Status Detection (Ext. Host Handshake)  In-Application Programming Mode  In-Application Programming Mode Clock Source  IAP Enable Bit  In-Application Programming Mode Commands  Polling  Interrupt Temination	
TIMERS/COUNTERS	31




## **Preliminary Specifications**

SERIAL I/O (UART)	
WATCHDOG TIMER	
SECURITY LOCK	
Hard Lock	32
SoftLock	32
Status of the Security Lock	33
RESET	34
Power-On Reset	
POWER-SAVING MODES	35
CLOCK INPUT OPTIONS	
ELECTRICAL SPECIFICATION	38
Absolute Maximum Ratings	38
Operation Range	38
Reliability Characteristics	38
DC Electrical Characteristics	39
AC Electrical Characteristics	42
Explanation Of Symbols	43
External Clock Drive	44
Serial Port Timing - Shift Register Mode	45
PRODUCT ORDERING INFORMATION	46
Part Number Valid Combinations	
PART NUMBER CROSS REFERENCE GUIDE	47
PACKAGING DIAGRAMS	48

**Preliminary Specifications** 

## **FUNCTIONAL BLOCKS**





#### **PIN ASSIGNMENTS**




FIGURE 1: PIN ASSIGNMENTS FOR 40-PIN PLASTIC DIP PI-PACKAGE

FIGURE 2: PIN ASSIGNMENTS FOR 44-PIN TQFP TQJ-PACKAGE




FIGURE 3: PIN ASSIGNMENTS FOR 44-PIN PLCC
NJ-PACKAGE

Note: NC pins must be left unconnected.



**Preliminary Specifications** 

TABLE 1: PIN DESCRIPTIONS

Symbol	Type <sup>1</sup>	Name and Functions
P0[7:0]	I/O <sup>1</sup>	<b>Port 0:</b> Port 0 is an 8-bit open drain bi-directional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external memory. In this application it uses strong internal pull-ups when transitioning to 1's. Port 0 also receives the code bytes during FLASH MEMORY programming, and outputs the code bytes during program verification. External pull-ups are required during program verification.
P1[7:0]	I/O with internal pull-ups	<b>Port 1:</b> Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I <sub>IL</sub> , on the data sheet) because of the internal pull-ups. P1(5, 6, 7) have high current drive of 16mA. Port 1 also receives the low-order address bytes during FLASH MEMORY programming and program verification.
P1[0]	I	T2: (external count input to Timer/Counter 2), clock-out
P1[1]	I	T2EX: (Timer/Counter 2 capture/reload trigger and direction control)
P2[7:0]	I/O with internal pull-ups	Port 2: Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1's written to them are pulled high by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I <sub>IL</sub> , on the data sheet) because of the internal pull-ups. Port 2 sends the high-order address byte during fetches from external Program memory and during accesses to external Data Memory that use 16-bit address (MOVX@DPTR). In this application it uses strong internal pull-ups when outputting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX@Ri), Port 2 sends the contents of the P2 Special Function Register. Port 2 also receives some control signals and a partial of high-order address bits during FLASH MEMORY programming and program verification.
P3[7:0]	I/O with internal pull-ups	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers could drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I <sub>IL</sub> , on the data sheet) because of the pull-ups. Port 3 also serves the functions of various special features of the FlashFlex51 Family. Port 3 also receives some control signals and a partial of high-order address bits during FLASH MEMORY programming and program verification.
P3[0]	I	RXD: Serial input line
P3[1]	0	TXD: Serial output line
P3[2]	I	INT0#: External Interrupt 0
P3[3]	I	INT1#: External Interrupt 1
P3[4]	I	<b>T0:</b> Timer 0 external input
P3[5]	I	T1: Timer 1 external input
P3[6]	0	WR#: External Data Memory Write strobe
P3[7]	0	RD#: External Data Memory Read strobe



**Preliminary Specifications** 

## PIN DESCRIPTIONS (CONTINUED)

Symbol	Type <sup>1</sup>	Name and Functions
PSEN#	O/I	Program Store Enable: PSEN# is the Read strobe to External Program Memory. When the SST89C54/58 are executing from Internal Program Memory, PSEN# is inactive (high). When the device is executing code from External Program Memory, PSEN# is activated twice each machine cycle, except that two PSEN# activations are skipped during each access to External Data Memory. While the RST input is continually held high (for more than ten machine cycles), a forced high-to-low input transition on the PSEN# pin will bring the device into the "External Host" mode for the internal flash memory programming operation.
RST	I	<b>Reset:</b> A high logic state on this pin for two machine cycles (at least 24 oscillator periods), while the oscillator is running resets the device. After a successful reset is completed, if the PSEN# pin is driven by an input force with a high-to-low transition while the RST input pin is continually held high, the device will enter the "External Host" mode for the internal flash memory programming operation, otherwise the device will enter the "Normal" operation mode.
EA#	I	<b>External Access Enable:</b> EA# must be connected to $V_{SS}$ in order to enable the SST89C54/58 to fetch code from External Program Memory locations starting at 0000h up to FFFFh. Note, however, that if the Security Lock is activated on either block, the logic level at EA# is internally latched during reset. EA# must be connected to $V_{DD}$ for internal program execution. The EA# pin can tolerate a high voltage <sup>2</sup> of 12V (see Electrical Specification).
ALE/PROG#	I/O	Address Latch Enable: ALE is the output signal for latching the low byte of the address during accesses to external memory. This pin is also the programming pulse input (PROG#).
XTAL1 XTAL2	I 0	<b>Oscillator:</b> Input and output to the inverting oscillator amplifier. XTAL1 is input to internal clock generation circuits from an external clock source.
$V_{DD}$	I	<b>Power Supply:</b> Supply voltage during normal, Idle, Power Down, and Standby Mode operations.
Vss	ı	Ground: Circuit ground. (0V reference)

Note: 1) I = Input

344 PGM T1.6

O = Output

2) It is not necessary to receive a 12V programming supply voltage during flash programming.

**Preliminary Specifications** 

#### **MEMORY ORGANIZATION**

The SST89C54/58 have separate address spaces for program and data memory.

#### **Program Memory**

There are two internal flash memory blocks in the SST89C54/58. The primary flash memory Block 0 has 16/32 KByte and occupies the address space 0000h to 3FFFh/7FFFh. The secondary flash memory Block 1 has 4 KByte and occupies the address space F000h to FFFFh.

The 16/32K x8 primary SuperFlash block is organized as 128/256 uniform sectors with sector address from A15 to A7. Each sector contains 2 rows with row address from A15 to A6. Each row has 64 Bytes with byte address from A5 to A0.

The 4K x8 secondary SuperFlash block is organized as 64 uniform sectors with sector address from A15 to A6. Each sector contains 2 rows with row address from A15 to A5. Each row contains 32 Bytes with byte address from A4 to A0. Figure 4 shows the sector organization for SST89C54/58.

When internal code operation is enabled (EA# = 1), the primary 16/32 KByte flash memory block is always visible to the program counter for code fetching. Figures 5 and 6 show the program memory organizations for the SST89C54/58.

When internal code operation is enabled (EA# = 1), the secondary 4 KByte flash memory block is selectively visible for code fetching. The secondary block is always accessible through the SuperFlash mailbox registers: SFCM, SFCF, SFAL, SFAH, SFDT and SFST. When bit 7 of the SuperFlash Configuration mailbox register (SFCF[7]), SFR address location B1h, is set, the secondary 4 KByte block will be visible by program counter.




FIGURE 4: SECTOR ORGANIZATION



**Preliminary Specifications** 




FIGURE 5: SST89C54 PROGRAM MEMORY ORGANIZATION

**Preliminary Specifications** 




FIGURE 6: SST89C58 PROGRAM MEMORY ORGANIZATION

#### **Memory Re-mapping**

The SST89C54/58 memory re-mapping feature allows users to reorganize internal Flash memory sectors so that interrupts may be serviced when Block 0 of the internal Flash is being programmed. Since Block 0 occupies the low order program address space of the 8051 architecture where the interrupt vectors reside, those interrupt vectors will normally not be available when Block 0 is being programmed.

SST89C54/58 provides four options of Memory Remapping (Refer to Table 2). When the lowest 4 KBytes are remapped, any program access within logical address range 0000h – 0FFFh will have the 4 most significant address bits forced to "1", redirecting the access to F000h – FFFFh. Note that the physical contents of the re-mapped portion of Block 0 (i.e. physical locations 0000h – 0FFFh in the current example) will not be accessible. Block 1 will still also be accessible through F000h – FFFFh. Figures 7 and 8 show re-mapped program memory organization for the SST89C54/58.



**Preliminary Specifications** 

Activation and Deactivation of Memory Re-mapping

The actual amount of memory that is re-mapped is controlled by MAP\_EN[1:0] bits as shown in Table 2. The MAP\_EN[1:0] bits are the same bits as SFCF[1:0]. The MAP\_EN[1:0] bits are under software control and can be changed during program execution. Since changing remapping will cause program re-location, it is advisable that the instruction that changes the MAP\_EN[1:0] be in the portion of memory that is not affected by the remapping change.

The MAP\_EN[1:0] bits are initialized at Reset according to the contents of two non-volatile register bits, Re-Map[1:0] (as shown in Table 2). The Re-Map[1:0] bits are programmed via PROG\_RB1 and PROG\_RB0 External Host Mode commands. Refer to External Host Programming Mode section for PROG\_RB1 and PROG\_RB0 commands.

The contents of MAP\_EN[1:0] are only updated according to Re-Map[1:0] on a successful reset. Any subsequent alteration to the Re-Map[1:0] bits will not automatically change the MAP\_EN[1:0] bits without a reset. Similarly, changes to MAP\_EN[1:0] during program execution will not change Re-Map[1:0] bits.

To deactivate memory re-mapping, a CHIP-ERASE operation will revert Re-Map[1:0] to the default status of "11", disabling re-mapping. Programming 00b to SFCF[1:0] register also deactivates memory re-mapping. The effect of programming Re-Map[1:0] is available only after the next reset. Refer to In-Application Mode Commands section for more detailed information.

TABLE 2: RE-MAPPING TABLE

Re-Map [1:0] <sup>1</sup>	MAP_EN <sup>2,3</sup>	Comments
11	00	Re-mapping is turned off. Program memory is in normal configuration.
10	01	1 KByte of flash memory location is re-mapped. Program access to location 0000h-03FFh is redirected to F000h – F3FFh.
01	10	2 KBytes of flash memory location are re-mapped. Program access to location 0000h-07FFh is redirected to F000h – F7FFh.
00	11	4 KBytes of flash memory location is re-mapped. Program access to location 0000h-0FFFh is redirected to F000h – FFFFh.

<sup>1</sup> Re-Map[1:0] are nonvolatile registers which are examined only during Reset.

344 PGM T2.3

<sup>2</sup> MAP\_EN[1:0] are initialized according to Re-Map[1:0] during Reset.

<sup>3</sup> MAP\_EN[1:0] are located in SFCF[1:0], they determine the Re-Mapping configuration. They may be changed by the program at run time.






FIGURE 7: SST89C54 RE-MAPPED PROGRAM MEMORY ORGANIZATION




FIGURE 8: SST89C58 Re-Mapped Program Memory Organization



**Preliminary Specifications** 

## **Data Memory**

SST89C54/58 have 256 x 8 bits of on-chip RAM and can address up to 64 KBytes of external data memory.

## **Special Function Registers (SFR)**

Most of the unique features of the FlashFlex51 microcontroller family are controlled by bits in special function registers (SFRs) located in the FlashFlex51 SFR Memory Map shown below. Individual descriptions of each SFR are provided and Reset values indicated in Tables 3A to 3E.

				8 B	YTES				
F8									FF
F0	B*								F7
E8									EF
E0	ACC*								E7
D8									DF
D0	PSW*								D7
C8	T2CON*		RCAP2L	RCAP2H	TL2	TH2			CF
C0	WDTC*								C7
B8	IP*								BF
B0	P3*	SFCF	SFCM	SFAL	SFAH	SFDT	SFST		B7
A8	IE*								AF
A0	P2*								A7
98	SCON*	SBUF							9F
90	P1*								97
88	TCON*	TMOD	TL0	TL1	TH0	TH1			8F
80	P0*	SP	DPL	DPH			WDTD	PCON	87

FlashFlex51 SFR Memory Map

344 ILL F23.1

## SST89C54/58 Special Function Registers

TABLE 3A: CPU RELATED SFRS

Symbol	Description	Direct Address	Bi MSB	Bit Address, Symbol, or Alternative Port Function MSB							RESET LSBValue
ACC*	Accumulator	E0h				ACC	[7:0]				00h
B*	B Register	F0h				B[7	·:0]				00h
PSW*	Program Status Word	D0h	CY	AC	F0	RS1	RS0	OV	F1	Р	00h
SP	Stack Pointer	81h		SP[7:0]							07h
DPL	Data Pointer Low 0	82h				DPL	[7:0]				00h
DPH	Data Pointer High 0	83h		DPH[7:0]							00h
IE*	Interrupt Enable	A8h	EA	EA - ET2 ES0 ET1 EX1 ET0 EX0						40h	
IP*	Interrupt Priority	B8h	-	PT2 PS PT1 PX1 PT0 PX0						xx000000b	
PCON	Power Control	87h	SMOD	-	-	-	GF1	GF0	PD	IDL	0xxx0000b

<sup>\* =</sup> Bit Addressable SFRs

<sup>\* =</sup> Bit Addressable SFRs All addresses are hexadecimal



**Preliminary Specifications** 

TABLE 3B: FLASH MEMORY PROGRAMMING SFRS

Symbol	Description	Direct	В	Bit Address, Symbol, or Alternative Port Function							
		Address	MSB	MSB LSB							
SFST	SuperFlash Status	B6h		SECD[2:0	0]	-	BUSY	Flash_busy	-	-	xxx00000b
SFCF	SuperFlash Configuration	B1h	VIS	VIS IAPEN MAP_EN					000000xxb		
SFCM	SuperFlash Command	B2h	FIE	FIE FCM							00h
SFDT	SuperFlash Data	B5h		•	Sup	erFlash	Data Reg	gister			00h
SFAL	SuperFlash Address Low	B3h	Sup	SuperFlash Low Order Byte Address Register – A7 to A0 (SFAL)						00h	
SFAH	SuperFlash Address High	B4h	Sup	SuperFlash High Order Byte Address Register – A15 to A8 (SFAH)						00h	

344 PGM T3B.4

# SuperFlash Status Register (SFST) (Read Only Register)

Location	7	6	5	4	3	2	1	0	Reset Value
0B6h	SECD2	SECD1	SECD0	_	Busy	Flash_busy	_	_	xxx00000b

Symbol SECD2	Function Security bit 1.
SECD1	Security bit 2.
SECD0	Security bit 3. Please refer to Table 8 for security lock options.
BUSY	Burst-Program completion polling bit.  1: Device is busy with flash operation.  0: Device is available for next Burst-Program operation.
Flash_busy	Flash operation completion polling bit.  1: Device is busy with flash operation.  0: Device has fully completed the last command, including Burst-Program.



**Preliminary Specifications** 

## SuperFlash Configuration Register (SFCF)

-	_	_							
Location	7	6	5	4	3	2	1	0	Reset Value
0B1h	VIS	IAPEN	_	_	_	_	MAP_EN1	MAP_EN0	000000xxb

Symbol Function

VIS Upper flash block visibility.

1: 4 KByte flash block visible from F000-FFFF.

0: 4 KByte flash block not visible.

IAPEN Enable IAP operation.

1: IAP commands are enabled.0: IAP commands are disabled.

MAP\_EN1 Map enable bit 1.
MAP\_EN0 Map enable bit 0.

MAP\_EN[1:0] are initialized to default value according to Re-map [1:0] during Reset.

Refer to Table 2.

## SuperFlash Command Register (SFCM)

Location	7	6	5	4	3	2	1	0	Reset Value
0B2h	FIE	FCM6	FCM5	FCM4	FCM3	FCM2	FCM1	FCM0	0000000b

Symbol Function

FIE Flash Interrupt Enable.

1: INT1# is re-assigned to signal IAP operation completion.

External INT1# interrupts are ignored.

0: INT1# is not reassigned.

FCM[6:0] Flash operation command.

000\_0001b Chip-Erase. 000\_0110b Burst-Program. 000\_1011b Sector-Erase. 000\_1100b Byte-Verify. (1) 000\_1101b Block-Erase. 000\_1110b Byte-Program.

All other combinations are not implemented, and reserved for future use.

<sup>(1)</sup> Byte-Verify has a single machine cycle latency and will not generate any INT1# interrupt regardless of FIE.



**Preliminary Specifications** 

SuperFlash Data Register (SFDT)

 Location
 7
 6
 5
 4
 3
 2
 1
 0
 Reset Value

 0B5h
 SuperFlash Data Register
 000000000b

Symbol Function

SFDT Mailbox register for interfacing with flash memory block (Data register).

SuperFlash Address Registers (SFAL)

 Location
 7
 6
 5
 4
 3
 2
 1
 0
 Reset Value

 0B3h
 SuperFlash Low Order Byte Address Register
 000000000b

Symbol Function

SFAL Mailbox register for interfacing with flash memory block. (Low order address register).

SuperFlash Address Registers (SFAH)

 Location
 7
 6
 5
 4
 3
 2
 1
 0
 Reset Value

 0B4h
 SuperFlash High Order Byte Address Register
 000000000b

Symbol Function

SFAH Mailbox register for interfacing with flash memory block. (High order address register).



**Preliminary Specifications** 

## TABLE 3C: WATCHDOG TIMER SFRs

WDTC*	Watchdog Timer Control	C0h	-	-	-	-	WDRE	WDTS	WDT	SWDT	X0h
WDTD	Watchdog Timer Data/Reload	86h					WDRL			'	00h

<sup>\* =</sup> Bit Addressable SFRs

## Watchdog Timer Control Register (WDTC)

Location	7	6	5	4	3	2	1	0	Reset Value
0C0h	_	-	_	_	WDRE	WDTS	WDT	SWDT	0000000b

Symbol	Function	

WDRE Watchdog timer reset enable.

Enable watchdog timer reset.
 Disable watchdog timer reset.

WDTS Watchdog timer reset flag.

1: Hardware sets the flag on watchdog overflow.

0: External hardware reset clears the flag. Flag can also be cleared by writing a 1.

Flag survives if chip reset happened because of watchdog timer overflow.

WDT Watchdog timer refresh.

1: Software sets the bit to force a watchdog timer refresh.

0: Hardware resets the bit when refresh is done.

SWDT Start watchdog timer.

1: Start WDT. 0: Stop WDT.

## Watchdog Timer Data/Reload Register (WDTD)

Location	7	6	5	4	3	2	1	0	Reset Value
086h			Wa	tchdog Tim	er Data/Re	load			0000000b

**Symbol** Function
WDTD Initial/Reload value in Watchdog Timer.



**Preliminary Specifications** 

TABLE 3D: TIMER/COUNTERS SFRs

TMOD	Timer/Counter	89h			Timer 1			Timer 0			00h
	Mode Control		GATE	C/T#	M1	MO	GATE	C/T#	M1	MO	
TCON*	Timer/Counter	88h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00h
	Control										
TH0	Timer 0 MSB	8Ch					TH0[7:0]				00h
TL0	Timer 0 LSB	8Ah					TL0[7:0]				00h
TH1	Timer 1 MSB	8Dh					TH1[7:0]				00h
TL1	Timer 1 LSB	8Bh					TL1[7:0]				00h
T2CON*	Timer / Counter 2 Control	C8h	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#	00h
TH2	Timer 2 MSB	CDh					TH2[7:0]				00h
TL2	Timer 2 LSB	CCh	TL2[7:0]						00h		
RCAP2H		CBh	RCAP2H[7:0]						00h		
				- 1							
RCAP2L	Timer 2 Capture LSB	CAh				K	CAP2L[7	:0]			00h

<sup>\* =</sup> Bit Addressable SFRs 344 PGM T3D.0

TABLE 3E: INTERFACE SFRs

SBUF	Serial Data Buffer	99h		SBUF[7:0]							Indeterminate
SCON*	Serial Port Control	98h	SM0	SM1	SM2	REN	TB8	RB8	T1	R1	00h
P0*	Port 0	80h		P0[7:0]						FFh	
P1*	Port 1	90h	-	-	-	-	-		T2 EX	T2	FFh
P2*	Port 2	A0h		P2[7:0]					FFh		
P3*	Port 3	B0h	RD#	WR#	T1	T0	INT1#	INT0#	TXD0	RXD0	FFh

<sup>\* =</sup> Bit Addressable SFRs

## FLASH MEMORY PROGRAMMING

The SST89C54/58 internal flash memory can be programmed or erased using the following two methods:

- External Host Mode (parallel only)
- In-Application Programming (IAP) Mode (parallel or serial)

## **EXTERNAL HOST PROGRAMMING MODE**

External Host Programming Mode provides the user with direct Flash memory access to program the Flash memory without using the CPU. External Host Mode is

entered by forcing PSEN# from a logic high to a logic low while RST input is being held continuously high. The SST89C54/58 will stay in External Host Mode as long as RST = 1 and PSEN# = 0.

A READ-ID operation is necessary to "arm" the device, no other External Host Mode command can be enabled until a READ-ID is performed. In External Host Mode, the internal Flash memory blocks are accessed through the re-assigned I/O port pins (see Figure 9 for details) by an external host, such as an MCU programmer, PCB tester or a PC controlled development board.



**Preliminary Specifications** 

When the chip is in the External Host Mode, Port 0 pins are assigned to be the parallel data input and output pins. Port 1 pins are assigned to be the non-multiplexed low order address bus signals for the internal flash memory (A7-A0). The first six bits of Port 2 pins (P2[5:0]) are assigned to be the non-multiplexed upper order address bus signals for the internal flash memory (A13-A8) along with two of the Port 3 pins (P3[5] as A15 and P3[4] as A14). Two upper order Port 2 pins (P2[7] and P2[6]) and two upper order Port 3 pins (P3[7] and P3[6]) along with RST, PSEN#, PROG#/ALE, EA# pins are assigned as the control signal pins. The Port 3 pin (P3[3]) is assigned to be the ready/busy status signal, which can be used for handshaking with the external host during a flash memory programming operation. The flash memory programming operation (Erase, Program, Verify, etc.) is internally self-timed.

The insertion of an "arming" command prior to entering the External Host Mode by utilizing the "READ-ID" operation provides additional protection for inadvertent writes to the internal flash memory caused by a noisy or unstable system environment during power-up or brownout conditions.

The External Host Mode uses twelve (12) hardware commands, which are decoded from the control signal pins, to facilitate the internal flash memory erase, program and verify processes. The External Host Mode is enabled on the falling edge of PSEN#. The External Host Mode Commands are enabled on the falling edge of ALE/PROG#. The list in Table 4 outlines all the commands and the respective control signal assignment.

TABLE 4: EXTERNAL HOST MODE COMMANDS

Operation	RST	PSEN#	PROG# /ALE	EA#	P3[7]	P3[6]	P2[7]	P2[6]	P0[7:0]	P1[7:0]	P3[5:4] P2[5:0]
READ-ID	Н	L	Н	Н	L	L	L	L	DO	AL	AH
CHIP-ERASE	Н	L	₩	Н	L	L	L	Н	X	X	Х
BLOCK-ERASE	Н	L	↓	Н	Н	Н	L	Н	X	X	A[15:12]
SECTOR-ERASE	Н	L	↓	Н	Н	L	Н	Н	X	AL	AH
BYTE-PROGRAM	Н	L	$\downarrow$	Н	Н	Н	Н	L	DI	AL	AH
BURST-PROGRAM	Н	L	$\downarrow$	Н	L	Н	Н	L	DI	AL	AH
BYTE-VERIFY (Read)	Н	L	Н	Н	Н	Н	L	L	DO	AL	АН
PROG-SB1	Н	L	↓	Н	Н	Н	Н	Н	X	X	Х
PROG-SB2	Н	L	↓	Н	L	L	Н	Н	X	X	Х
PROG-SB3	Н	L	₩	Н	L	Н	L	Н	X	X	Х
PROG-RB0	Н	L	$\downarrow$	Н	Н	L	L	L	X	X	Х
PROG-RB1	Н	L	$\downarrow$	Н	Н	L	L	Н	X	Х	Х

344 PGM T4.4

**Note:** Symbol <sup>↓</sup> signifies a negative pulse and the command is asserted during the low state of PROG#/ALE input. All other combinations of the above input pins are invalid and may result in unexpected behaviors.

Note: L = Logic low level; H = Logic high level; X = Don't care; AL = Address low order byte; AH = Address high order byte; DI = Data Input; DO = Data Output; A[15:12] = 0xxxb for Block 0 and A[15:12] = "Fh" for Block 1.






FIGURE 9: I/O PIN ASSIGNMENTS FOR EXTERNAL HOST MODE

#### **Product Identification**

The READ-ID command accesses the Signature Bytes that identifies the device as an SST89C54/58 and the manufacturer as SST. External programmers primarily use these Signature Bytes, shown in Table 5, in the selection of programming algorithms. The Read-ID command is selected by the byte code of 00h on P2[7:6] and P3[7:6]. See Figure 10 for timing waveforms.

TABLE 5: SIGNATURE BYTES TABLE

	Address	Data
Manufacturer's Code	30h	BFh
SST89C54 Device Code	31h	E4h
SST89C58 Device Code	31h	E2h

344 GPM T5.1

### **External Host Mode Commands**

The twelve SST89C54/58 External Host Mode Commands are READ-ID, CHIP-ERASE, BLOCK-ERASE SECTOR-ERASE, BYTE-PROGRAM, BURST-PROGRAM, BYTE-VERIFY, PROG-SB1, PROG-SB2, PROG-SB3, PROG-RB0 and PROG-RB1. See Table 4 for all signal logic assignments and Table 7 for all timing parameter values for the External Host Mode Commands. The critical timing for all Erase and Program commands, is self-generated by the on-chip flash memory controller. The high-to-low transition of the PROG# signal initiates the Erase and Program commands, which are synchronized internally. The Read commands are asynchronous reads, independent of the PROG# signal level.

The following three commands are used for erasing all or part of the memory array. All the data in the memory array will be erased to FFh. Memory locations that are to be

programmed must be in the erased state prior to programming. Selection of the Erase command to use, prior to programming the device, will be dependent upon the contents already in the array and the desired field size to be programmed.

The CHIP-ERASE command erases all bytes in both memory blocks (Block 0 and Block 1) of the SST89C54/58. This command ignores the Security Lock status and will erase the Security bits and the Re-Map bits. The CHIP-ERASE command is selected by the binary code of 00b on P3[7:6] and 01b on P2[7:6]. See Figure 11 for timing waveforms.

The BLOCK-ERASE command erases all bytes in one of the memory blocks (16/32K or 4K) of the SST89C54/58. This command will not be enabled if the security lock is enabled on the selected memory block. The selection of the memory block to be erased is determined by A[15:12] (P3[5], P3[4], P2[5], P1[4]). If A15 is a "0", then the primary flash memory Block 0 (16/32K), is selected. If A[15:12] = "Fh", then the secondary flash memory Block 1 (4K) is selected. The BLOCK-ERASE command is selected by the binary code of 11b on P3[7:6] and 01b on P2[7:6]. See Figure 12 for the timing waveforms.

The SECTOR-ERASE command erases all of the bytes in a sector. The sector size for the primary flash memory (Addresses 0000h-3FFFh/7FFFh) is 128 Bytes. The sector size for the secondary flash memory (Addresses F000h-FFFFh) is 64 bytes. This command will not be executed if the Security lock is enabled on the selected memory block. The selection of the memory sector to be erased is determined by P1[7:6] (A7 & A6), P2[5:0] (A13-A8) and P3[5:4] (A15 & A14). The SECTOR-ERASE command is selected by the binary code of 10b on P3[7:6] and 11b on P2[7:6]. See Figure 13 for timing waveforms.



**Preliminary Specifications** 

The BYTE-PROGRAM and BURST-PROGRAM commands are used for programming new data into the memory array. Selection of which Program command to use will be dependent upon the desired programming field size. Programming will not take place if any security locks are enabled on the selected memory block.

The BYTE-PROGRAM command programs data into a single byte. Ports P0[7:0] are used for data in. The memory location is selected by P1[7:0], P2[5:0], and P3[5:4] (A15-A0). The BYTE-PROGRAM command is selected by the binary code of 11b on P3[7:6] and 10b on P2[7:6]. See Figure 14 for timing waveforms.

The BURST-PROGRAM command programs data to an entire row, sequentially byte-by-byte. Ports P0[7:0] are used for data in. The memory location is selected by P1[7:0], P2[5:0], and P3[5:4] (A15-A0). The BURST-PROGRAM command is selected by the binary code of 01b on P3[7:6] and 10b on P2[7:6]. See Figure 15 for timing waveforms.

The BYTE-VERIFY command allows the user to verify that the SST89C54/58 correctly performed an Erase or Program command. Ports P0[7:0] are used for data out. The memory location is selected by P1[7:0], P2[5:0], and P3[5:4] (A15-A0). The BYTE-VERIFY command is selected by the binary code of 11b on P3[7:6] and 00b on P2[7:6]. This command will be disabled if any security locks are enabled on the selected memory block. See Figure 16 for timing waveforms.

The PROG-SB1, PROG-SB2, PROG-SB3 commands program the security bits, the functions of these bits are described in a Security Lock section and also in Table 8. Once programmed, these bits can only be cleared through a CHIP-ERASE command.

The PROG-RB1, and PROG-RB0 commands program the Re-Map[1:0] bits. The Re-Map[1:0] bits determine the Memory Re-mapping default option on reset. Upon completion of the Reset sequence, the MAP\_EN[1:0] bits are initialized to the default value set by the Re-Map[1:0] bits according to Table 2. Subsequent program manipulation of MAP\_EN[1:0] bits will alter the Memory Re-mapping option but will not change the Re-Map[1:0] bits. Therefore, any changes to MAP\_EN[1:0], without corresponding updates to Re-Map[1:0], will not survive a Reset cycle.

If an External Host Mode command, except for CHIP-ERASE, is issued to a locked memory block, the device will ignore this command.

#### **External Host Mode Clock Source**

In External Host Mode, an internal oscillator will provide clocking for the SST89C54/58. The on-chip oscillator will

be turned on as the SST89C54/58 enters External Host Mode; i.e. when PSEN# goes low while RST is high. The oscillator provides both clocking for the Flash Control Unit as well as timing references for Program and Erase operations. During External Host Mode, the CPU core is held in reset. Upon exit from External Host Mode, the internal oscillator is turned off.

The same oscillator also provides the time base for the watchdog timer and timing references for IAP Mode Program and Erase operations. See more detailed description in later sections.

## **Arming Command**

An arming command sequence must take place before any External Host Mode sequence command is recognized by the SST89C54/58. This prevents accidental triggering of External Host Mode Commands due to noise or programmer error. The arming command is as follows:

- PSEN# goes low while RST is high. This will get the machine in External Host Mode, re-configuring the pins.
- 2. A Read-ID command is issued and held for 1 ms.

After the above sequence, all other External Host Mode commands are enabled. Before the Read-ID command is received, all other External Host commands received are ignored.

#### Programming a SST89C54/58

To program data into the memory array, apply power supply voltage ( $V_{DD}$ ) to  $V_{DD}$  and RST pins, and perform the following steps:

- Maintain RST high and toggle PSEN# from logic high to low, in sequence per the appropriate timing diagram.
- 2. Raise EA# High (either VIH or VH).
- 3. Issue READ-ID command to enable the External Host Mode.
- 4. Verify that the memory blocks or sectors for programming is in the erased state, FFh. If they are not erased, then erase them using the appropriate Erase command.
- 5. Select the memory location using the address lines (P1[7:0], P2[5:0], P3[5:4]).
- 6. Present the data in on P0[7:0].
- 7. Pulse ALE/PROG#, observing minimum pulse width.
- 8. Wait for low to high transition on READY/BUSY# (P3[3]).
- 9. Repeat steps 5 8 until programming is finished.
- 10. Verify the flash memory contents.



# Flash Operation Status Detection (Ext. Host Handshake)

The SST89C54/58 provide two firmware means for an external host to detect the completion of a flash memory operation to optimize the Program or Erase time. The end of a flash memory operation cycle (Erase or Program) can be detected by: 1) monitoring the Ready/Busy# bit at P3[3]; 2) monitoring the Data# Polling bit at P0[7] and P0[3].

## Ready/Busy# (P3[3])

The progress of the flash memory programming can be monitored by the Ready/Busy# output signal. P3[3] is driven low, some time after ALE/PROG# goes low during a flash memory operation to indicate the Busy# status of the Flash Control Unit (FCU). P3[3] is driven high when the Flash programming operation is completed to indicate the Ready status.

During a Burst-Program operation, P3[3] is driven high (Ready) in between each byte-programmed among the burst to indicate the ready status to receive the next byte. When the external host detects the Ready status after a byte among the burst is programmed, it shall then put the data/address (within the same page) of the next byte on the bus and drive ALE/PROG# low (pulse), before the time-out limit expires. See Table 7 for details. Burst-Program command presented after time-out will wait until next cycle. Therefore, it will have longer programming time.

#### Data# Polling (P0[7] & P0[3]

During a Program operation, any attempts to read (Byte-Verify), while the device is busy, will receive the complement of the data of the last byte loaded (logic low, i.e. "0" for an erase) on P0[3] and P0[7] with the rest of the bits "0". During a Program operation, the Byte-Verify command is reading the data of the last byte loaded, not the data at the address specified.

The true data will be read from P0[7], when the device completes each byte programmed among the burst to indicate the Ready status to receive the next byte. When the external host detects the Ready status after a byte among the burst is programmed, it should then put the data/address (in the same page) of the next byte on the bus and drive ALE/PROG# low immediately, before the time-out limit expires (See programming time spec. in Table 7 for details.). The true data will be read from P0[3], when the Burst-Program command is terminated and the device is ready for the next operation.

The termination of the Burst-Program can be accomplished by: 1) Change to a new X-Addresses (Note: the X-Address range are different for the 4Kx8 flash Block 1 and for the 16/32K x 8 flash Block 0.); 2) Change to a new command that requires a high to low transition of the ALE/PROG# (i.e. any Erase or Program command); 3) Wait for time out limit expires (20  $\mu$ s); when programming the next byte.

#### Flash Memory Programming with External Host Mode (Figures 10-16)




FIGURE 10: READ-ID

Read chip signature and identification registers at the addressed location.







FIGURE 11: CHIP-ERASE
Erase both flash memory blocks. Security lock is ignored and the security bits are erased too.



## FIGURE 12: BLOCK-ERASE

Erase one of the flash memory blocks, if the security lock is not activated on that flash memory block. The highest address bits A[15:12] determines which block is erased. For example, if A15 is "0", primary flash memory block is erased. If A[15:12] = "Fh", the secondary block is erased.






FIGURE 13: Sector-Erase
Erase the addressed sector if the security lock is not activated on that flash memory block.




FIGURE 14: BYTE-PROGRAM; PROG-SB3, PROG-SB2, PROG-SB1, PROG-RB1 AND PROG-RB0 Program the addressed code byte if the byte location has been successfully erased and not yet programmed. Byte-Program operation is only allowed when the security lock is not activated on that flash memory block.



**Preliminary Specifications** 




FIGURE 15: BURST-PROGRAM

Program the entire addressed row by burst programming each byte sequentially within the row if the byte location has been successfully erased and not yet programmed. This operation is only allowed when the security lock is not activated on that flash memory block.




FIGURE 16: BYTE-VERIFY

Read the code byte from the addressed flash memory location if the security lock is not activated on that flash memory block.



**Preliminary Specifications** 

#### IN-APPLICATION PROGRAMMING MODE

The SST89C54/58 offers 20/36 KByte of In-Application Programmable flash memory. During In-Application Programming, the CPU of the microcontroller enters IAP Mode. The two blocks of flash memory allows the CPU to concurrently execute user code from one block, while the other is being reprogrammed. The CPU may also fetch code from an external memory while all internal flash is being reprogrammed. The chip can start the In-Application Programming operation either with the external program code execution being enabled (EA# = L) or disabled (EA#=H). The mailbox registers (SFST, SFCM, SFAL, SFAH, SFDT and SFCF) located in the Special Function Register (SFR), control and monitor the device's erase and program process.

Table 6 outlines the commands and their associated settings of the mailbox registers.

## In-Application Programming Mode Clock Source

During IAP Mode, both the CPU core and the flash controller unit are driven off the external clock. However, an internal oscillator will provide timing references for Program and Erase operations. The duration of Program and Erase operations will be identical between External Host Mode and In-Application Mode. The internal oscillator is only turned on when required, and is turned off as soon as the Flash operations complete.

## **IAP Enable Bit**


The IAP Enable Bit, SFCF[6], initializes In-Application Programming mode, enabling IAP command decoding. Until this bit is set all flash programming IAP commands will be ignored.

#### In-Application Programming Mode Commands

All of the following commands can only be initiated in the IAP Mode. In all situations, writing the control byte to the (SFCM) register will initiate all of the operations. All commands (except CHIP-ERASE) will not be enabled if the security features are enabled on the selected memory block. The critical timing for all Erase and Program commands, is self-generated by the on-chip flash controller unit.

The two Program commands are for programming new data into the memory array. The portion of the memory array to be programmed should be in the erased state, FFh. If the memory is not erased, then erase it with an appropriate Erase command. Warning: Do not write (program or erase) to a block that the code is currently fetching from. This will cause unpredictable program behavior and may corrupt program data.


The CHIP-ERASE command erases all bytes in both memory blocks (16/32K and 4K). This command ignores the Security Lock status and will erase the security lock bits and Re-Map bits. The CHIP-ERASE command sequence is as follows:




The BLOCK-ERASE command erases all bytes in one of the two memory blocks (16/32K or 4K). The selection of the memory block to be erased is determined by the "A15" bit (SFAH[7]) of the SuperFlash Address Register. If SFAH[7] = 0b, the primary flash memory Block 0 is selected (16/32K). If SFAH[7:4] = Fh, the secondary flash memory Block 1 is selected (4K). The BLOCK-ERASE command sequence is as follows:



**Preliminary Specifications** 




The SECTOR-ERASE command erases all of the bytes in a sector. The sector size for the primary flash memory Block 0 (Addresses 0000h-3FFFh/7FFFh) is 128 Bytes. The sector size for the secondary flash memory Block 1 (Address F000h-FFFFh) is 64 Bytes. The SECTOR-ERASE command sequence is as follows:



The 16/32 KByte memory contains 128/256 uniform sectors of 128 Bytes each. The 4 KByte memory contains 64 uniform sectors of 64 Bytes each. The selection of the sector to be erased is determined by the contents of SFAH, SFAL. Please refer to Figure 4 for an illustration of memory sector organization.

The BYTE-PROGRAM command programs data into a single byte. The BYTE-PROGRAM command sequence is as follows:




The BURST-PROGRAM command programs data into half of a sector (row) which has the same row address, sequentially byte-by-byte. Refer to the Memory Organization section and Figures 4 and 15 for details. The MOVC command and all IAP commands except BURST-PROGRAM are invalid during the BURST-PROGRAM cycle. The BURST-PROGRAM command sequence is as follows:


**Preliminary Specifications** 

PROG-SB3, PROG-SB2, PROG-SB1 commands are used to program the Security bits (see Table 8). These commands work similarly to a BYTE-PROGRAM command, except no address and data is specified. Upon completion of any of those commands, the security options will be updated immediately.


Security bits previously in un-programmed state can be programmed by these commands. The PROG-SB3, PROG-SB2, PROG-SB1 sequences are as follows:



PROG-RB1, PROG-RB0 commands are used to program the Re-Map[1:0] bits (see Table 2). These commands work similarly to a BYTE-PROGRAM command except no address and data is needed. These commands only change the Re-Map[1:0] bits and have no effect on MAP\_EN[1:0] until after a reset cycle. Therefore, the effect of these commands is not immediate.



The BYTE-VERIFY command allows the user to verify that the SST89C54/58 has correctly performed an Erase or Program command. The BYTE-VERIFY command sequence is as follows:




BYTE-VERIFY command returns the data byte in SFDT if the command is successful. The user is required to check that the previous Flash operation has fully completed before issuing a BYTE-VERIFY.



**Preliminary Specifications** 

Re-Map bits previously in un-programmed state can be programmed by these commands. The PROG-RB1, PROG-RB0 sequences are as follows:



### **Polling**

A command that uses the polling method to detect flash operation completion should poll on the Flash\_Busy bit (SFST[2]). When Flash\_Busy de-asserts (logic 0), the device is ready for the next operation.

The BUSY bit (SFST[3]) is provided for Burst-Program. In between bytes within a burst sequence, the Busy bit will become logic 0 to indicate that the next Burst-Program byte should be presented. Completion of the full burst cycle is indicated also by Flash\_Busy bit (SFST[2]).

MOVC instruction may also be used for verification of the Programming and Erase operation of the flash memory. MOVC command will fail if it is directed at a flash block that is still busy.



**Preliminary Specifications** 

344 PGM T6.3

## **Interrupt Termination**

If interrupt termination is selected, (SFCM[7] is set), then an interrupt (INT1) will be generated to indicate flash operation completion. Under this condition, the INT1 becomes an internal interrupt source. The INT1# pin can now be used as a general purpose port pin, and it cannot be a source of External Interrupt 1.

For an interrupt to occur, appropriate interrupt enable bits must be set. EX1 and EA bits of IE register must be set. The TCON[2] (IT1) bit of TCON register must also be set for edge trigger detection.

TABLE 6: IN-APPLICATION PROGRAMMING MODE COMMANDS

Operation	SFAH [7:0]	SFAL [7:0]	SFDT [7:0]	SFCM [6:0] <sup>1</sup>
CHIP-ERASE	X	X	55h	01h
BLOCK-ERASE	AH <sup>2</sup>	X	55h	0Dh
SECTOR-ERASE	AH	AL	X	0Bh
BYTE-PROGRAM	AH	AL	DI	0Eh
BURST-PROGRAM	AH	AL	DI	06h
BYTE-VERIFY (Read)	AH	AL	DO	0Ch

Notes: X = Don't Care; AL = Address low order byte; AH = Address high order byte;

DI = Data Input; DO = Data Output

All other values are in hex

<sup>1</sup> Interrupt/Polling enable for flash operation completion

SFCM[7] = 1: Interrupt enable for flash operation completion

0: polling enable for flash operation completion

<sup>2</sup> SFAH[7] = 0: Selects Block 0: SFAH[7:4] = Fh selects Block 1

Table 7: Flash Memory Programming/Verification Parameters

Parameter <sup>1,2</sup>	Symbol	Min	Max	Units
Reset Setup Time	T <sub>SU</sub>	3		μs
Read-ID Command Width	T <sub>RD</sub>	1		μs
PSEN# Setup Time	T <sub>ES</sub>	1.125		μs
Address, Command, Data Setup Time	T <sub>ADS</sub>	0		ns
Chip-Erase Time	T <sub>CE</sub>		11.7	ms
Block-Erase Time	T <sub>BE</sub>		9.4	ms
Sector-Erase Time	T <sub>SE</sub>	1.1	2.3	ms
Program Setup Time	T <sub>PROG</sub>	1.2		μs
Address, Command, Data Hold	T <sub>DH</sub>	0		ns
Byte-Program Time <sup>3</sup>	T <sub>PB</sub>		110	μs
Verify Command Delay Time	ToA		50	ns
Verify High Order Address Delay Time	T <sub>AHA</sub>		50	ns
Verify Low Order Address Delay Time	T <sub>ALA</sub>		50	ns
First Burst-Program Byte Time <sup>4</sup>	T <sub>BUP1</sub>		85	μs
Burst-Program Time 3,4	T <sub>BUP</sub>	31	45	μs
Burst-Program Recovery <sup>4</sup>	T <sub>BUPRCV</sub>		110	μs
Burst-Program Time-Out Limit	T <sub>BUPTO</sub>	20		μs

344 PGM T7.4

- 1. Program and Erase times will scale inversely relative to programming clock frequency.
- 2. All timing measurements are from the 50% of the input to 50% of the output.
- Each byte must be erased before program.
- 4. External Host Mode only.



**Preliminary Specifications** 




FIGURE 17: IN-APPLICATION PROGRAMMING MODE I/O ASSIGNMENT

#### TIMERS/COUNTERS

The SST89C54/58 have three 16-bit registers that can be used as either timers or event counters. The three Timers/Counters are the Timer 0 (T0), Timer 1 (T1), and Timer 2 (T2) registers. These three registers are located in the SFR as pairs of 8-bit registers. The low byte of the T0 register is stored in the Timer 0 LSB (TL0) special function register and the high byte of the T0 register is stored in the Timer 0 MSB (TH0) special function register. The low byte of the T1 register is stored in the Timer LSB (TI1) special function register and the high byte of the T1 register is stored in the Timer 1 MSB (TH1) special function register. The low byte of the T2 register is stored in the Timer 2 LSB (TL2) special function register and the high byte of the T2 register is stored in the Timer 2 MSB (TH2) special function register.

## SERIAL I/O (UART)

The SST89C54/58 Serial I/O ports is a full duplex port that allows data to be transmitted and received simultaneously in hardware by the transmit and receive registers, respectively, while the software is performing other tasks. The Serial I/O port performs the function of an UART (Universal Asynchronous Receiver/Transmitter) chip. The transmit and receive registers are both located in the Serial Data Buffer (SBUF special function register. Writing to the SBUF register loads the transmit register, and reading from the SBUF register obtains the contents of the receive registers.

The Serial I/O port has four modes of operation which are selected by the Serial Port Mode Specifier (SM0 and SM1) bits of the Serial Port Control (SCON) special function register. In all four modes, transmission is initiated by any instruction that uses the SBUF register as a destination register. Reception is initiated in mode 0 when the Receive Interrupt (RI) flag bit of the Serial Port Control (SCON) special function register is cleared and the Reception Enable/ Disable (REN) bit of the SCON register is set. Reception is initiated in the other modes by the incoming start bit if the REN bit of the SCON register is set.



**Preliminary Specifications** 

#### **WATCHDOG TIMER**

The SST89C54/58 offer an enhanced programmable Watchdog Timer (WDT) for fail safe protection against software deadlock and allows an automatic recovery.

To protect the system against software deadlock, the user has to refresh the WDT within a user defined time period. If the software fails to do this periodical refresh, an internal hardware reset will be initiated. The software can be designed such that the WDT times out if the program does not work properly. It also times out if a software error is based on the hardware related problems.

The WDT in the SST89C54/58 share the same time base with the flash controller unit. When the flash controller unit is operating, the time base will be re-started by the hardware periodically, therefore delaying the time-out period of the watchdog timer. The upper 8-bits of the time base register are used as the reload register of the WDT.

The internal oscillator that drives the WDT operates within a frequency range as shown in Table 11. Minimum clock cycle for the WDT is 7.7ms.

Figure 18 provides a block diagram of the WDT. Two SFRs (WDTC and WDTD) control watchdog timer operation. During idle mode, WDT operation is temporarily suspended, and resumes upon an interrupt exit from idle.




FIGURE 18: BLOCK DIAGRAM OF PROGRAMMABLE WATCHDOG TIMER

#### **SECURITY LOCK**

The Security feature protects against software piracy and prevents the contents of the flash from being read by unauthorized parties. It also protects against code corruption resulting from accidental erasing and programming to the internal flash memory locations. There are two different types of security locks in the SST89C54/58 security lock system: Hard Lock and SoftLock.

## Hard Lock

When the Hard Lock is activated, the MOVC instructions executed from Un-Locked or SoftLocked program address space, are disabled from reading code bytes in Hard Locked memory blocks (See Table 9). The Hard Lock can either lock both flash memory blocks or just lock the upper flash memory block (Block 1). All External Host and IAP commands except for CHIP-ERASE are ignored for the Hard Locked memory blocks.

#### SoftLock

SoftLock allows flash contents to be altered under a secure environment. This lock option allows the user to update program code in the Soft Locked memory block through In-Application Programming Mode under a predetermined secure environment. For example, if the Block 1 (4K) memory block is locked, and the Block 0 (16K/32K) memory block is Soft Locked, code residing in Block 1 can program Block 0. The following IAP mode commands issued through the command mailbox register, SFCM, executed from a Hard Locked block can be operated on a Soft Locked block: BLOCK-ERASE, SECTOR-ERASE, BYTE-PROGRAM, BURST-PROGRAM and BYTE-VERIFY.


In External Host Mode, SoftLock behaves the same as a Hard Lock.



#### STATUS OF THE SECURITY LOCK

The three bits that indicate the SST89C54/58 security lock status are located in SFST[7:5]. As shown in Figure 19 and Table 8, the three security lock bits control the lock status of the primary and secondary blocks of memory. There are four distinct levels of security lock status. In the first level, none of the security lock bits are programmed and both blocks are unlocked. In the second level, although, both blocks are now locked and cannot be written, they are

available for read operation via Byte-Verify. In the third level, three different options are available: Block 1 Hard Lock/Block 0 SoftLock, SoftLock on both blocks, and Hard Lock on both blocks. Locking both blocks is the same as Level 2 except read operation isn't available. The fourth level of security is the most secure level operation. It doesn't allow read/write of internal memory or boot from external memory. Please note that for unused combinations of the security lock bit the chip will default to Level 4 status.



P = Programmed (Cell logic state = 1), U = Unprogrammed (Cell logic state = 0),
 N = Not Locked, L = Hard Locked, S = SoftLocked

FIGURE 19: SECURITY LOCK LEVELS

TABLE 8: SECURITY LOCK OPTIONS

Notes:

	Secur	ity Loc	k Bits		Security	Status of:	Security Type
Level	SFST[7:5]	1 <sup>1</sup>	<b>2</b> <sup>1</sup>	3 <sup>1</sup>	Block 1	Block 0	
1	000	U	U	U	Unlock	Unlock	No Security Features are Enabled.
2	100	Р	U	U	Hard Lock	Hard Lock	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA# is sampled and latched on Reset, and further programming of the flash is disabled.
3	110	Р	Р	U	Hard Lock	Hard Lock	Level 2 plus Verify disabled, both blocks locked.
	101	Р	U	Р			
	010	U	Р	U	SoftLock	SoftLock	Level 2 plus verify disable. code in Block 1 can program Block 0 and vice versa.
	001	U	U	Р	Hard Lock	SoftLock	Level 2 plus verify disabled, code in Block 1 can program Block 0.
4	111	Р	Р	Р	Hard Lock	Hard Lock	Same as Level 3, but external boot is disabled.

Notes: 344 PGM T8.4

- 1 1, 2, and 3, respectively, refer to the first, second, and third security lock bits.
- 2 P = Programmed (Cell logic state = 1), U = Unprogrammed (Cell logic state = 0).
- 3 SFST[7:5] = Security Lock Decoding Bits (SECD)
- 4 All unused combinations default to level 4, "PPP".



**Preliminary Specifications** 

Table 9: MOVC Access with Security Lock Activated

SFST[7:5]	MOVC Address <sup>1</sup>	Target Address <sup>2</sup>	MOVC allowed <sup>3</sup>
011/100/101/110/111	Block 0/1	Any Location	Υ
(Hard Lock on	External Memory	Block 0/1	N
both blocks)		External	Υ
		Block 0	Υ
001	Block 0	Block 1	N
(Block 0 = SoftLock		External	Y
Block 1 = Hard Lock)	Block 1	Any Location	Y
	External	Block 0/1	N
		External	Y
010	Block 0/1	Any Location	Υ
(SoftLock	External	Block 0/1	N
on both blocks)		External	Y
000	Any Location	Any Location	Y

Notes:

344 PGM T9 3

#### **RESET**

A system reset initializes the MCU and begins program execution at program memory location 0000h. The reset input for the SST89C54/58 is the RST pin. In order to reset the SST89C54/58, a logic level high must be applied to the RST pin for at least two machine cycles (24 clocks), after the oscillator becomes stable. ALE, PSEN# are weakly pulled high during reset. During reset, ALE and PSEN# output a high level in order to perform correct reset. This level must not be affected by external element. A system reset will not affect the 256 Bytes of on-chip RAM while the SST89C54/58 is running, however, the contents of the on-chip RAM during power up are indeterminate. All Special Function Registers (SFR) return to their reset values, which are outlined in Tables 3A to 3E.

#### **Power-On Reset**

At initial power up, the port pins will be in a random state until the oscillator has started and the internal reset algorithm has written one's to all the pins. Powering up the device without a valid reset could cause the CPU to start executing instructions from an indeterminate location. Such undefined states may inadvertently corrupt the code in the flash.

When power is applied to the SST89C54/58, the RST pin must be held long enough for the oscillator to start up (usually several milliseconds for a low frequency crystal), in addition to two machine cycles for a valid Power-On Reset. An example of a method to extend the RST signal is to implement a RC circuit by connecting the RST pin to  $V_{DD}$  through a  $10\mu F$  capacitor and to  $V_{SS}$  through an  $8.2 K\Omega$  resistor as shown in Figure 20. Note that if an RC circuit is being used, provisions should be made to ensure the  $V_{DD}$  rise time does not exceed 1 millisecond and the oscillator start-up time does not exceed 10 milliseconds.

For a low frequency oscillator with slow start-up time the reset signal must be extended in order to account for the slow start-up time. This method maintains the necessary relationship between V<sub>DD</sub> and RST to avoid programming at an indeterminate location, which may cause corruption in the code of the flash. For more information on system level design techniques, please review *Design Considerations for the SST FlashFlex51 Family Microcontroller* Application Note.

<sup>&</sup>lt;sup>1</sup> Location of MOVC instruction

<sup>&</sup>lt;sup>2</sup> Target Address is the location of the instruction being read

<sup>&</sup>lt;sup>3</sup> Y = Indicates MOVC instruction is allowed; N = Indicates MOVC instruction is not allowed;



**Preliminary Specifications** 

#### **POWER-SAVING MODES**

The SST89C54/58 provides three power saving modes of operation for applications where power consumption is critical. The three power saving modes are: Idle, Power Down and Standby (Stop Clock).

#### Idle

Idle mode is entered by a software command which sets the IDL bit in the PCON register. In Idle mode the program counter (PC) is stopped. The system clock continues to run and all interrupts and peripheral functions (timers/counters, serial port, etc.) are active. In this mode the power dissipation is approximately 25% of the fully active device.

The SST89C54/58 exits Idle mode through either a system interrupt or a hardware reset. The interrupt clears the IDL bit and the program resumes execution beginning at the instruction immediately following the one which invoked the Idle mode. A hardware reset starts the device similar to power-on reset.

#### Power Down

The Power Down mode is also entered by a software command which sets the PD bit in the PCON register. In Power Down mode, the clock is stopped and external interrupts are active for level sensitive interrupt only. Power Down mode reduces the current dissipation to  $15\mu A$ , typical.

The SST89C54/58 exits Power Down mode through either an enabled external level sensitive interrupt or a hardware reset. The interrupt clears the PD bit and the program resumes execution beginning at the instruction immediately following the one which invoked the Power Down mode. A hardware reset starts the device similar to power-on reset.

## Standby (Stop Clock)

Standby mode is similar to Power Down mode, except that Power Down mode is initiated by a software command and Standby mode is initiated by external hardware gating off the external clock to the SST89C54/58 device. The current dissipation is reduced to 15µA, typical. The on-chip SRAM and SFR data are maintained in Standby mode. The device resumes operation at the next instruction when the clock is reapplied to the part.

Table 10 outlines the different power-saving modes, including entry and exit procedures and MCU functionality.




FIGURE 20: POWER-ON RESET CIRCUIT



**Preliminary Specifications** 

Table 10: SST89C54/58 Power Saving Modes

Mode	Initiated by	Current Drain	State of MCU	Exited by
Idle Mode	Software (Set IDL bit in PCON)	25% of I <sub>DD</sub> level when device is fully active	CLK is running. Interrupts, serial port and timers/counters are active. Program Counter is stopped. ALE and PSEN# signals at a HIGH level during Idle. All registers remain unchanged.	Enabled interrupt or hardware reset. Start of interrupt clears IDL bit and exits Idle mode, after the ISR RETI instruction program resumes execution beginning at the instruction following the one that invoked Idle mode. If needed in a specific application, a user could consider placing two or three NOP instructions after the instruction that invokes idle mode to eliminate any problems. A hardware reset restarts the device similar to a power-on reset.
Power Down Mode	Software (Set PD bit in PCON)	Typically 15 microamps. And V <sub>DD</sub> can be reduced by ext. hardware to 2V during (after entry and before exit) Power Down mode.	CLK is stopped. On- chip SRAM and SFR data is maintained. ALE and PSEN# signals at a LOW level during Power Down. External Interrupts are only active for level sensitive interrupts, if enabled.	Enabled external level sensitive interrupt or hardware reset. Start of interrupt clears PD bit and exits Power Down mode, after the ISR RETI instruction program resumes execution beginning at the instruction following the one that invoked Power Down mode. If needed in a specific application, a user could consider placing two or three NOP instructions after the instruction that invokes Power Down mode to eliminate any problems. A hardware reset restarts the device similar to a power-on reset.
Standby (Stop Clock) Mode	External hardware gates OFF the external clock input to the MCU. This gating should be synchronized with an input clock transition (low-to-high or high-to-low).	Typically 15 microamps. And V <sub>DD</sub> can be reduced by ext. hardware to 2V during (after entry and before exit) Standby mode.	CLK is frozen. On-chip SRAM and SFR data is maintained. ALE and PSEN# are maintained at the levels prior to the clock being frozen.	Gate ON external clock. Program execution resumes at the instruction following the one during which the clock was gated off.

344 PGM T10.2



**Preliminary Specifications** 

#### **CLOCK INPUT OPTIONS**

Shown in Figure 21 are the input and output of an internal inverting amplifier (XTAL1, XTAL2), which can be configured for use as an on-chip oscillator.

When driving the device from an external clock source, XTAL2 should be left disconnected and XTAL1 should be driven.

At start-up, the external oscillator may encounter a higher capacitive load at XTAL1 due to interaction between the amplifier and its feedback capacitance. However, the capacitance will not exceed 15pF once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications.

# **Recommended Capacitor Values for Crystal Oscillator**

Crystal manufacturer, supply voltage, and other factors may cause circuit performance to differ from one application to another. C1 and C2 should be adjusted appropriately for each design. The table below, shows the typical values for C1 and C2 at a given frequency. If, following the satisfactory selection of all external components, the circuit is still over driven, a series resistor, R<sub>s</sub>, may be added.

#### RECOMMENDED VALUES FOR CRYSTAL OSCILLATOR

Frequency	C1 and C2	R <sub>s</sub> (Optional)
< 8MHz	90-110pF	100Ω
8-12MHz	18-22pF	200Ω
>12MHz	18-22pF	200Ω

More specific information on On-Chip oscillator design can be found in *FlashFlex51 Oscillator Circuit Design Considerations* Application Note.




FIGURE 21: OSCILLATOR CHARACTERISTICS

**Preliminary Specifications** 

#### **ELECTRICAL SPECIFICATION**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Ambient Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to + 150°C
Voltage on EA# Pin to V <sub>SS</sub>	-0.5V to +14.0V
Transient Voltage (<20ns) on Any Other Pin to V <sub>SS</sub>	-1.0V to +6.5V
Maximum I <sub>OL</sub> per I/O Pins P1.5, P1.6, P1.7	20mA
Maximum I <sub>OL</sub> per I/O for All Other Pins	15mA
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.5W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>(1)</sup>	50mA

**Note** <sup>(1)</sup> Outputs shorted for no more than one second. No more than one output shorted at a time. (Based on package heat transfer limitations, not device power consumption.)

**NOTICE:** This specification contains preliminary information on new products in production. The specifications are subject to change without notice.

## **Operation Range**

TABLE 11: OPERATING RANGE

Symbol	Description	Min.	Max	Unit
T <sub>A</sub>	Ambient Temperature Under Bias			
	Standard	0	+70	°C
	Industrial	-40	+85	°C
V <sub>DD</sub>	Supply Voltage	2.7	5.5	V
fosc	Oscillator Frequency	0	33	MHz
	For In-Application Programming	0.25	33	MHz

344 PGM T11.0

TABLE 12: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub>	Endurance	10,000	Cycles	MIL-STD-883, Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103
V <sub>ZAP</sub> _HBM <sup>(1)</sup>	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
VZAP_MM <sup>(1)</sup>	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100+I <sub>DD</sub>	mA	JEDEC Standard 78

**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

344 PGM T12.1



**Preliminary Specifications** 

TABLE 13A: DC ELECTRICAL CHARACTERISTICS

 $T_{AMB} = O^{\circ}C$  to + 70°C or -40°C to +85°C, 33MHz devices; 5V ±10%;  $V_{SS} = 0V$ 

Symbol	Parameter	<b>Test Conditions</b>	Lin	Units	
			Min	Max	
VIL	Input Low Voltage	4.5 < V <sub>DD</sub> < 5.5	-0.5	0.2V <sub>DD</sub> - 0.1	V
V <sub>IH</sub>	Input High Voltage (ports 0,1,2,3)	4.5 < V <sub>DD</sub> < 5.5	0.2V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage (XTAL1, RST)	4.5 < V <sub>DD</sub> < 5.5	$0.7V_{DD}$	V <sub>DD</sub> + 0.5	V
Vol	Output Low Voltage	$V_{DD} = 4.5V$			
	(Ports 1.5, 1.6, 1.7)	$I_{OL} = 16mA$		1.0	V
VoL	Output Low Voltage	$V_{DD} = 4.5V$			
	(Ports 1, 2, 3) <sup>5</sup>	$I_{OL} = 100 \mu A^{-1}$		0.3	V
		$I_{OL} = 1.6 \text{mA}^{-1}$		0.45	V
		$I_{OL} = 3.5 \text{mA}^{-1}$		1.0	V
V <sub>OL1</sub>	Output Low Voltage	$V_{DD} = 4.5V$			
	(Port 0, ALE, PSEN#) 4,5	$I_{OL} = 200 \mu A^{-1}$		0.3	V
		$I_{OL} = 3.2 \text{mA}^{1}$		0.45	V
Voн	Output High Voltage	$V_{DD} = 4.5V$			
	(Ports 1, 2, 3, ALE, PSEN#) <sup>2</sup>	$I_{OH} = -10 \mu A$	V <sub>DD</sub> - 0.3		V
		$I_{OH} = -30 \mu A$	V <sub>DD</sub> - 0.7		V
		I <sub>OH</sub> = -60μA	V <sub>DD</sub> – 1.5		V
V <sub>OH1</sub>	Output High Voltage	$V_{DD} = 4.5V$			
	(Port 0 in External Bus Mode) <sup>2</sup>	$I_{OH} = -200 \mu A$	V <sub>DD</sub> - 0.3		V
		$I_{OH} = -3.2 \text{mA}$	V <sub>DD</sub> - 0.7		V
I <sub>IL</sub>	Logical 0 Input Current (Ports 1, 2, 3)	V <sub>IN</sub> = 0.4V	-1	-75	μA
I <sub>TL</sub>	Logical 1-to-0 Transition Current (Ports 1, 2, 3) 3	V <sub>IN</sub> = 2V		-650	μA
ILI	Input Leakage Current (Port 0)	0.45 < V <sub>IN</sub> <		±10	μA
	. ,	V <sub>DD</sub> -0.3			
R <sub>RST</sub>	RST Pulldown Resistor		40	225	kΩ
C <sub>IO</sub>	Pin Capacitance <sup>6</sup>	@ 1 MHz, 25°C		15	pF
I <sub>DD</sub>	Power Supply Current <sup>7</sup>	$V_{DD} = 5V$			
	In-Application Mode				
	@ 12 MHz			70	mA
	@ 33 MHz			88	mA
	Active Mode				
	@ 12 MHz			25	mA
	@ 33 MHz			45	mA
	Idle Mode				
	@ 12 MHz			9.5	mA
	@ 33 MHz			20	mA
	Standby (Stop Clock) Mode	T <sub>amb</sub> =0°C to + 70°C		100	μA
		T <sub>amb</sub> =-40°C to +85°C		125	μA
	Power Down Mode	$V_{DD} = 2V$			_
		T <sub>amb</sub> =0°C to + 70°C		40	μA
		T <sub>amb</sub> =-40°C to +85°C		50	μA

344 PGM T13A.2



**Preliminary Specifications** 

TABLE 13B: DC ELECTRICAL CHARACTERISTICS

## $T_{AMB} = O^{\circ}C$ to $+70^{\circ}C$ or $-40^{\circ}C$ to $+85^{\circ}C$ , 12 MHz devices; 3V $\pm 10\%$ ; $V_{SS} = 0V$

Symbol	Parameter	Test Conditions	Lin	Units	
,			Min	Max	
$V_{IL}$	Input Low Voltage	2.7 < V <sub>DD</sub> < 3.3	-0.5	0.7	V
ViH	Input High Voltage (ports 0,1,2,3)	2.7 < V <sub>DD</sub> < 3.3	$0.2V_{DD} + 0.9$	V <sub>DD</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage (XTAL1, RST)	2.7 < V <sub>DD</sub> < 3.3	$0.7V_{DD}$	V <sub>DD</sub> + 0.5	V
VoL	Output Low Voltage	$V_{DD} = 2.7V$			
	(Ports 1.5, 1.6, 1.7)	$I_{OL} = 16mA$		1.0	V
$V_{OL}$	Output Low Voltage	$V_{DD} = 2.7V$			
	(Ports 1, 2, 3) <sup>5</sup>	$I_{OL} = 100 \mu A^{-1}$		0.3	V
		$I_{OL} = 1.6 \text{mA}^{-1}$		0.45	V
		$I_{OL} = 3.5 \text{mA}^{-1}$		1.0	V
$V_{OL1}$	Output Low Voltage	$V_{DD} = 2.7V$			
	(Port 0, ALE, PSEN#) 4,5	$I_{OL} = 200 \mu A^{-1}$		0.3	V
		$I_{OL} = 3.2 \text{mA}^{-1}$		0.45	V
$V_{OH}$	Output High Voltage	$V_{DD} = 2.7V$			
	(Ports 1, 2, 3, ALE, PSEN#) <sup>2</sup>	$I_{OH} = -10\mu A$	V <sub>DD</sub> - 0.3		V
		Іон = -30μΑ	V <sub>DD</sub> - 0.7		V
		I <sub>OH</sub> = -60μA	V <sub>DD</sub> – 1.5		V
V <sub>OH1</sub>	Output High Voltage	$V_{DD} = 2.7V$			
	(Port 0 in External Bus Mode) <sup>2</sup>	Іон = -200μА	V <sub>DD</sub> - 0.3		V
		$I_{OH} = -3.2 \text{mA}$	V <sub>DD</sub> - 0.7		V
I <sub>IL</sub>	Logical 0 Input Current (Ports 1, 2, 3)	$V_{IN} = 0.4V$	-1	-75	μA
I <sub>TL</sub>	Logical 1-to-0 Transition Current (Ports 1, 2, 3) 3	V <sub>IN</sub> = 2V		-650	μA
ILI	Input Leakage Current (Port 0)	0.45 < V <sub>IN</sub> <		±10	μA
·Li	par zoanago oarroni (i orro)	V <sub>DD</sub> -0.3			
R <sub>RST</sub>	RST Pulldown Resistor		40	225	kΩ
C <sub>IO</sub>	Pin Capacitance <sup>6</sup>	@ 1 MHz, 25°C		15	pF
$I_{DD}$	Power Supply Current <sup>7</sup>	$V_{DD} = 3V$			
	In-Application Mode			70	mA
	Active Mode			22	mA
	Idle Mode			6.5	mA
	Standby (Stop Clock) Mode	T <sub>amb</sub> =0°C to + 70°C		70	μA
	,	T <sub>amb</sub> =-40°C to +85°C		88	μA
	Power Down Mode	$V_{DD} = 2V$			
		T <sub>amb</sub> =0°C to + 70°C		40	μA
		T <sub>amb</sub> =-40°C to +85°C		50	μA

344 PGM T13B.1



## **Preliminary Specifications**

#### NOTES

- 1. Capacitive loading on Ports 0 & 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and Ports 1 & 3. The noise due to external bus capacitance discharging into the Port 0 & 2 pins when the pins make 1 -to- 0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 2. Capacitive loading on Ports 0 & 2 may cause the V<sub>OH</sub> on ALE and PSEN# to momentarily fall below the V<sub>DD</sub> 0.7 specification when the address bits are stabilizing.
- 3. Pins of Ports 1, 2 & 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when Vin is approximately 2V.
- 4. Load capacitance for Port 0, ALE & PSEN#= 100pF, load capacitance for all other outputs= 80pF.
- 5. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 15mA
Maximum I<sub>OL</sub> per 8-bit port: 26mA
Maximum I<sub>OL</sub> total for all outputs: 71mA

If  $I_{OL}$  exceeds the test condition,  $V_{OH}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 6. Pin capacitance is characterized but not tested. EA# is 25pF (max).
- 7. See Figures 22, 23, 24 and 25 for test conditions. Minimum V<sub>DD</sub> for Power Down is 2V.




FIGURE 22: IDD TEST CONDITION, ACTIVE MODE




FIGURE 23: IDD TEST CONDITION, IDLE MODE




FIGURE 24: IDD TEST CONDITION, POWER DOWN MODE




FIGURE 25: IDD TEST CONDITION, STANDBY (STOP CLOCK)

**Preliminary Specifications** 

## **AC ELECTRICAL CHARACTERISTICS**

**AC Characteristics:** (Over Operating Conditions; Load Capacitance for Port 0, ALE, and PSEN# = 100pF; Load Capacitance for All Other Outputs = 80pF)

Table 14: AC Electrical Characteristics  $T_{AMB} = 0^{\circ}C \text{ to } +70^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 3V\pm10\% @ 12MHz, 5V\pm10\% @ 33MHz, V_{SS} = 0$ 

Symbol	Parameter	Oscillator						
		12MHz 33MHz			ЛHz	z Variable		
		Min	Max	Min	Max	Min.	Max.	
1/T <sub>CLCL</sub>	Oscillator Frequency					0	33	MHz
T <sub>LHLL</sub>	ALE Pulse Width	127		20		2T <sub>CLCL</sub> - 40		ns
T <sub>AVLL</sub>	Address Valid to ALE Low	43		5		T <sub>CLCL</sub> - 40 (5V) T <sub>CLCL</sub> - 25 (3V)		ns ns
T <sub>LLAX</sub>	Address Hold After ALE Low	53		5		T <sub>CLCL</sub> - 30 (5V) T <sub>CLCL</sub> - 25 (3V)		ns ns
T <sub>LLIV</sub>	ALE Low to Valid Instr In		234		56		4T <sub>CLCL</sub> - 100 (5V) 4T <sub>CLC</sub> L - 65 (3V)	ns ns
T <sub>LLPL</sub>	ALE Low to PSEN# Low	53		5		T <sub>CLCL</sub> - 30 (5V) T <sub>CLCL</sub> - 25 (3V)		ns ns
T <sub>PLPH</sub>	PSEN# Pulse Width	205		46		3T <sub>CLCL</sub> - 45		ns
T <sub>PLIV</sub>	PSEN# Low to Valid Instr In		145		35		3T <sub>CLCL</sub> - 105 (5V) 3T <sub>CLCL</sub> - 55 (3V)	ns ns
T <sub>PXIX</sub>	Input Instr Hold After PSEN#					0		ns
T <sub>PXIZ</sub>	Input Instr Float After PSEN#		59		5		T <sub>CLCL</sub> - 25 (5V) T <sub>CLCL</sub> - 25 (3V)	ns ns
T <sub>AVIV</sub>	Address to Valid Instr In		312		71		5T <sub>CLCL</sub> - 105 (5V) 5T <sub>CLCL</sub> - 80 (3V)	ns ns
T <sub>PLAZ</sub>	PSEN# Low to Address Float		10		10		10	ns
T <sub>RLRH</sub>	RD# Pulse Width	400		82		6T <sub>CLCL</sub> - 100		ns
T <sub>WLWH</sub>	Write Pulse Width (WE#)	400		82		6T <sub>CLCL</sub> - 100		ns
T <sub>RLDV</sub>	RD# Low to Valid Data In		252		61		5T <sub>CLCL</sub> - 165 (5V) 5T <sub>CLCL</sub> - 90 (3V)	ns ns
T <sub>RHDX</sub>	Data Hold After RD#	0		0		0		ns
T <sub>RHDZ</sub>	Data Float After RD#		107		35		2T <sub>CLCL</sub> - 60 (5V) 2T <sub>CLCL</sub> - 25 (3V)	ns ns
T <sub>LLDV</sub>	ALE Low to Valid Data In		517		150		8T <sub>CLCL</sub> - 150 (5V) 8T <sub>CLCL</sub> - 90 (3V)	ns ns
T <sub>AVDV</sub>	Address to Valid Data In		585		180		9T <sub>CLCL</sub> - 165 (5V) 9T <sub>CLCL</sub> - 90 (3V)	ns ns
T <sub>LLWL</sub>	ALE Low to RD# or WR# Low	200	300	40	140	3T <sub>CLCL</sub> - 50	3T <sub>CLCL</sub> + 50	ns
T <sub>AVWL</sub>	Address to RD# or WR# Low	203		46		4T <sub>CLCL</sub> – 130 (5V) 4T <sub>CLCL</sub> – 75 (3V)		ns ns
T <sub>QVWX</sub>	Data Valid to WR# Transition	33		0		T <sub>CLCL</sub> - 50 (5V) T <sub>CLCL</sub> - 30 (3V)		ns ns
T <sub>WHQX</sub>	Data Hold After WR#	33		3		T <sub>CLCL</sub> - 50 (5V) T <sub>CLCL</sub> - 27 (3V)		ns ns
T <sub>QVWH</sub>	Data Valid to WR# High	433		140		7T <sub>CLCL</sub> - 150 (5V) 7T <sub>CLCL</sub> - 70 (3V)		ns ns
T <sub>RLAZ</sub>	RD# Low to Address Float		0		0	, ,	0	ns
T <sub>WHLH</sub>	RD# to WR# High to ALE High	43	123	5	55	T <sub>CLCL</sub> - 40 (5V) T <sub>CLCL</sub> - 25 (3V)	T <sub>CLCL</sub> + 40 (5V) T <sub>CLCL</sub> + 25 (3V)	ns ns

344 PGM T14.2



**Preliminary Specifications** 

#### **AC CHARACTERISTICS**

Explanation of Symbols

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

C: Clock

D Input data

H: Logic level HIGH

I: Instruction (program memory contents).

L: Logic level LOW or ALE

P: PSEN#

Q: Output data

R: RD# signal

T: Time

V: Valid


W: WR# signal

X: No longer a valid logic level

Z: High Impedance (Float)

For example:


T<sub>AVLL</sub>=Time from Address Valid to ALE Low T<sub>LLPL</sub>=Time from ALE Low to PSEN# Low



AC Inputs during testing are driven at V $_{IHT}$  (V $_{DD}$  -0.5V) for Logic "1" and V $_{ILT}$  (0.45V) for a Logic "0". Measurement reference points for inputs and outputs are at V $_{HT}$  (0.2V $_{DD}$  + 0.9) and V $_{LT}$  (0.2V $_{DD}$  - 0.1)

Note: V<sub>HT</sub>- V<sub>HIGH</sub> Test V<sub>LT</sub>- V<sub>LOW</sub> Test V<sub>IHT</sub>-V<sub>INPUT</sub> HIGH Test V<sub>ILT</sub>- V<sub>INPUT</sub> LOW Test

**AC TESTING INPUT/OUTPUT** 



344 ILL F28b.1

For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} = \pm 20$ mA.

FLOAT WAVEFORM

FIGURE 26: AC TESTING INPUT/OUTPUT, FLOAT WAVEFORM




FIGURE 27: EXTERNAL PROGRAM MEMORY READ CYCLE



**Preliminary Specifications** 




FIGURE 28: EXTERNAL DATA MEMORY READ CYCLE




FIGURE 29: EXTERNAL DATA MEMORY WRITE CYCLE

TABLE 15: EXTERNAL CLOCK DRIVE

Symbol	ol Parameter Oscillator				Oscillator						
		12MHz		33MHz		Variable					
		Min	Max	Min	Max	Min.	Max.				
1/T <sub>CLCL</sub>	Oscillator Frequency					0	33	MHz			
T <sub>CHCX</sub>	High Time					0.35T <sub>CLCL</sub>	0.65T <sub>CLCL</sub>	ns			
T <sub>CLCX</sub>	Low Time					0.35T <sub>CLCL</sub>	0.65T <sub>CLCL</sub>	ns			
T <sub>CLCH</sub>	Rise Time		20		5			ns			
T <sub>CHCL</sub>	Fall Time		20		5			ns			

344 PGM T15.2



## **Preliminary Specifications**




FIGURE 30: EXTERNAL CLOCK DRIVE WAVEFORM

TABLE 16: SERIAL PORT TIMING

Symbol	Parameter	Oscillator						Units
		12MHz		33MHz		Variab	le	
		Min	Max	Min	Max	Min.	Max.	
$T_{XLXL}$	Serial Port Clock Cycle Time	0		0.36		12T <sub>CLCL</sub>		ms
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	700		167		10T <sub>CLCL</sub> - 133		ns
T <sub>XHQX</sub>	Output Data Hold After Clock Rising Edge	50		10		2T <sub>CLCL</sub> - 117 2T <sub>CLCL</sub> - 50		ns ns
T <sub>XHD</sub> X	Input Data Hold After Clock Rising Edge	0		0		0		ns
T <sub>XHDV</sub>	Clock Rising Edge to Input Data Valid		700		167		10T <sub>CLCL</sub> - 133	ns

344 PGM T16.1





FIGURE 31: SHIFT REGISTER MODE TIMING WAVEFORMS



**Preliminary Specifications** 

### PRODUCT ORDERING INFORMATION



C = 2.7-5.5V

**Device Family** 

89 = C51 Core

## **Part Number Valid Combinations** SST89C54 Valid combinations

Package	Pins	$V_{DD}$	Speed	Temperature
PDIP	40	2.7-5.5	0-33MHz	Commercial
PLCC	44	2.7-5.5	0-33MHz	Commercial
TQFP	44	2.7-5.5	0-33MHz	Commercial
PDIP	40	2.7-5.5	0-33MHz	Industrial
PLCC	44	2.7-5.5	0-33MHz	Industrial
TQFP	44	2.7-5.5	0-33MHz	Industrial
Package	Pins	$V_{DD}$	Speed	Temperature
PDIP	40	2.7-5.5	0-33MHz	Commercial
PLCC	44	2.7-5.5	0-33MHz	Commercial
TQFP	44	2.7-5.5	0-33MHz	Commercial
PDIP	40	2.7-5.5	0-33MHz	Industrial
PLCC	44	2.7-5.5	0-33MHz	Industrial
TQFP	44	2.7-5.5	0-33MHz	Industrial
	PDIP PLCC TQFP PDIP PLCC TQFP  Package PDIP PLCC TQFP  PLCC TQFP PLCC	PDIP 40 PLCC 44 TQFP 44 PDIP 40 PLCC 44 TQFP 44  PACKAGE PINS PDIP 40 PLCC 44 TQFP 44 PDIP 40 PLCC 44 PDIP 40 PLCC 44 PDIP 40 PLCC 44	PDIP 40 2.7-5.5 PLCC 44 2.7-5.5 TQFP 44 2.7-5.5 PDIP 40 2.7-5.5 PLCC 44 2.7-5.5 TQFP 44 2.7-5.5 TQFP 44 2.7-5.5  PACKAGE PINS VDD PDIP 40 2.7-5.5 PLCC 44 2.7-5.5 TQFP 44 2.7-5.5 PLCC 44 2.7-5.5 PLCC 44 2.7-5.5 PLCC 44 2.7-5.5 PDIP 40 2.7-5.5 PDIP 40 2.7-5.5 PDIP 40 2.7-5.5	PDIP         40         2.7-5.5         0-33MHz           PLCC         44         2.7-5.5         0-33MHz           TQFP         44         2.7-5.5         0-33MHz           PDIP         40         2.7-5.5         0-33MHz           PLCC         44         2.7-5.5         0-33MHz           TQFP         44         2.7-5.5         0-33MHz           PDIP         40         2.7-5.5         0-33MHz           PLCC         44         2.7-5.5         0-33MHz           PLCC         44         2.7-5.5         0-33MHz           PDIP         40         2.7-5.5         0-33MHz           PDIP         40         2.7-5.5         0-33MHz           PLCC         44         2.7-5.5         0-33MHz

Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability and to determine availability of new combinations.



**Preliminary Specifications** 

## **Part Number Cross-Reference Guide**


Intel i87C54 i87C58 i87L54 i87L58 i87C51FB i87C51FC	16K EPROM & 256B RAM 32K EPROM & 256B RAM 16K ROM (OTP) & 256B RAM 32K ROM (OTP) & 256B RAM 16K EPROM & 256B RAM 32K EPROM & 256B RAM	SST SST89C54 SST89C58 SST89C54 SST89C58 SST89C54* SST89C58*	4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM	package DLQ DLQ LQ LQ DLQ DLQ
Atmel AT89C52 AT89LV52 AT89S53 AT89LS53 AT89C55 AT89LV55	8K Flash & 256B RAM 8K Flash & 256B RAM 12K Flash & 256B RAM 12K Flash & 256B RAM 20K Flash & 256B RAM 20K Flash & 256B RAM	SST SST89C54 SST89C54 SST89C54* SST89C54* SST89C58* SST89C58*	4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM	package DLQ DLQ DLQ DLQ DLQ DLQ
<b>Temic</b> 80C51 80C52 83C154 83C154D 87C51	4K ROM & 256B RAM 8K ROM & 256B RAM 16K ROM & 256B RAM 32K ROM & 256B RAM 4K EPROM & 256B RAM 8K EPROM & 256B RAM	SST SST89C54* SST89C54 SST89C54 SST89C58 SST89C54* SST89C54	4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM	package DLQ DLQ DLQ DLQ DLQ DLQ
Philips P80C54 P80C58 P87C54 P87C58 P87C524 P87C528 P83C524 P83C524 P89CE558	16K ROM & 256B RAM 32K ROM & 256B RAM 16K EPROM & 256B RAM 32K EPROM & 256B RAM 16K EPROM & 512B RAM 32K EPROM & 512B RAM 16K ROM & 512B RAM 32K MROM & 512B RAM 32K Flash & 1K RAM	SST SST89C54 SST89C58 SST89C54 SST89C58 SST89C58* SST89C58* SST89C58* SST89C58*	4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM	package DLQ DLQ DLQ DLQ DLQ DLQ DLQ DLQ
Winbond W78C54 W78C58 W78E54 W78E58	16K MROM & 256B RAM 32K MROM & 256B RAM 16K EEPROM & 256B RAM 32K EEPROM & 256B RAM	SST SST89C54 SST89C58 SST89C54 SST89C58	4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 32K Flash & 256B RAM	package DLQ DLQ DLQ DLQ
ISSI IS80C52 IS89C51 IS89C52	8K ROM & 256B RAM 4K Flash & 128B RAM 8K Flash & 256B RAM	SST SST89C54 SST89C54 SST89C54	4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM	package D L Q D L D L
<b>Dallas</b> DS83C520 DS87C520 256B RAM	16K MROM & 256B RAM 16K EPROM ( OTP ) &	SST SST89C54* SST89C54*	4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM	package D L Q D L Q
C501-1E 8K R C513A-H 12K I C503-1R 8K R	OM & 256B RAM OM (OTP) & 256B RAM EPROM & 512B RAM OM & 256B RAM ROM & 512B RAM	SST SST89C54 SST89C54 SST89C54* SST89C54* SST89C54*	4K Flash, 16K Flash & 256B RAM 4K Flash, 16K Flash & 256B RAM	package D L D L L L

The SST89C58 can be substituted for any SST89C54 listing above.
The SST89C59 can be substituted for any SST89C54 or SST89C58 listing above.
\* Indicates SST similar function and not direct replacement/socket compatible. NOTE:




**Preliminary Specifications** 

### **PACKAGING DIAGRAMS**




## 40-PIN PLASTIC DUAL-IN-LINE PACKAGE (PDIP)



# 44-LEAD PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NJ



## **Preliminary Specifications**



44-LEAD THIN QUAD FLAT PACK (TQFP)

SST PACKAGE CODE: TQJ



**Preliminary Specifications** 

© 2000 Silicon Storage Technology, Inc. 344-06 2/00