

**Preliminary Specifications** 

#### **FEATURES:**

- Organized as 256K x8 / 512K x8
- Single Voltage Read and Write Operations
  - 4.5-5.5V for SST39SF020P/040P
  - 2.7-3.6V for SST39VF020P/040P
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 10 mA (typical)
  - Standby Current:
     30 μA (typical) for SST39SF020P/040P
     1 μA (typical) for SST39VF020P/040P
- · Sector-Erase Capability
  - Uniform 4 KByte sectors
- User-Selectable Top or Bottom 16 KByte Block -Protection Feature
- Fast Read Access Time:
  - 45 and 55 ns for SST39SF020P/040P
  - 70 and 90 ns for SST39VF020P/040P
- Latched Address and Data

#### Fast Erase and Byte-Program:

Sector-Erase Time: 18 ms typical
Chip-Erase Time: 70 ms typical
Byte-Program Time: 14 µs typical

Chip Rewrite Time:

4 seconds (typical) for SST39SF/VF020P 8 seconds (typical) for SST39SF/VF040P

#### Automatic Write Timing

- Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bit
  - Data# Polling
- TTL I/O Compatibility for SST39SF020P/040P
- CMOS I/O Compatibility for SST39VF020P/040P
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 32-Pin PDIP
  - 32-Pin PLCC
  - 32-Pin TSOP (8mm x 14mm)

#### PRODUCT DESCRIPTION

The SST39SF020P/040P and SST39VF020P/040P are 256K x8 / 512K x8 CMOS Multi-Purpose Flash (MPF) with Block-Protection manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39SF020P/040P devices write (Program or Erase) with a 4.5-5.5V power supply. The SST39VF020P/040P devices write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39SF020P/040P and SST39VF020P/040P devices provide a maximum Byte-Program time of 20 µsec. To protect against inadvertent write, they have onchip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed endurance of at least 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39SF020P/040P and SST39VF020P/040P devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of

the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. They also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39SF020P/040P and SST39VF020P/040P devices are offered in 32-pin TSOP and 32-pin PLCC packages. A 600 mil, 32-pin PDIP is also offered for SST39SF020P/040P devices. See Figures 1, 2 and 3 for pinouts.

#### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.



**Preliminary Specifications** 

#### Read

The Read operation of the SST39SF020P/040P and SST39VF020P/040P devices are controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 4).

#### **Byte-Program Operation**

The SST39SF020P/040P and SST39VF020P/040P devices are programmed on a byte-by-byte basis. The Program operation consists of three steps. The first step is the three-byte-load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 5 and 6 for WE# and CE# controlled Program operation timing diagrams and Figure 10 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored. Also, if a Byte-Program command is issued to a location in a protected Block, it will be ignored.

#### **Sector-Erase Operation**

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte-command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 9 for timing waveforms. Any commands written during the Sector-Erase operation will be ignored. Also, if a Sector-Erase command is issued to a sector in a protected block, it will be ignored.

#### **Chip-Erase Operation**

The SST39SF020P/040P and SST39VF020P/040P devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1's" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 10 for timing diagram, and Figure 20 for the flowchart. Any commands written during the Chip-Erase operation will be ignored. Also, if a block is protected, it will not be erased by this operation.

#### **Write Operation Status Detection**

The SST39SF020P/040P and SST39VF020P/040P devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

#### Data# Polling (DQ7)

When the SST39SF020P/040P and SST39VF020P/040P devices are in the internal Program operation, any attempt to read DQ $_7$  will produce the complement of the true data. Once the Program operation is completed, DQ $_7$  will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ $_7$  will produce a '0'. Once the internal Erase operation is completed, DQ $_7$  will produce a '1'. During a Block-Protection operation, any attempt to read DQ $_7$  will produce the compliment of the true data. Once the Block-Protection operation is complete, DQ $_7$  will produce true data. The Data# Polling is valid after the



**Preliminary Specifications** 

rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip-Erase or Block-Protect, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 18 for a flowchart.

#### Toggle Bit (DQ<sub>6</sub>)

During the internal Program or Erase or Block-Protect operation, any consecutive attempts to read DQ $_6$  will produce alternating 0's and 1's, i.e., toggling between 0 and 1. When the internal Program or Erase or Block-Protect operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip-Erase or Block-Protect, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Toggle Bit timing diagram and Figure 18 for a flowchart.

#### **Data Protection**

The SST39SF020P/040P and SST39VF020P/040P devices provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 $\underline{V}_{DD}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 2.5V for SST39SF020P/040P. The Write operation is inhibited when  $V_{DD}$  is less than 1.5V. for SST39VF020P/040P.

<u>Write Inhibit Mode</u>: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

#### **Block-Protection**

The SST39SF020P/040P and SST39VF020P/040P offer the Block-Protection feature. When Block-Protection feature is enabled, the top or bottom 16 KByte Block (four sectors) is permanently write-protected, i.e., it cannot be erased or re-programmed.

The Block-Protection feature is enabled by loading a sixbyte command to the device with Top Block-Protect command (70H) and address 2AAA, or Bottom Block-Protect command (70H) and address 5555. The internal protection begins with the rising edge of the sixth WE# or CE#, whichever occurs first, and is completed in T<sub>PR</sub> (25ms). The completion of this operation can be detected by Data# Polling or Toggle Bit. Bottom Block is in address space: 00000 to 03FFF. Top Block is in address space:

3C000 to 3FFFF for SST39SF/VF020P 7C000 to 7FFFF for SST39SF/VF040P

The Block-Protection feature, once enabled, cannot be disabled. The Block-Protection feature can only be used with either the top or the bottom blocks, but not both. If the Block-Protection is activated for either one of the blocks, any subsequent attempt to protect the other block will be ignored. Any Sector-Erase or Byte-Program to the protected block of the device will be ignored. Refer to Figure 13 for the timing diagram and Figure 21 for the flowchart.

#### **Block-Protection Status**

The SST39SF020P/040P and SST39VF020P/040P have a Block Status that describes whether the Block-Protection feature of the device is disabled or enabled, and if enabled, whether the top or bottom block is protected. In order to determine this, a three-byte command is loaded to the device, followed by a read with Address "Don't Care". The contents of DQ1-DQ0 indicate the status of the device. Refer to Table 4 for details of this operation, as well as Figure 14 for the timing diagram and Figure 21 for the flowchart.

#### **Software Data Protection (SDP)**

The SST39SF020P/040P and SST39VF020P/040P provide the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., program and erase. Any Program operation requires the inclusion of a series of three byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within TRC.

#### **Product Identification**

The Product Identification mode identifies the devices as SST39SF/VF020P and SST39SF/VF040P and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by a programmer to identify the correct algorithm for the SST39SF020P/040P and SST39VF020P/040P devices. Users may wish to use the Software Product Identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see



**Preliminary Specifications** 

Table 3 for hardware operation or Table 4 for software operation, Figure 11 for the Software ID Entry and Read timing diagram and Figure 19 for the Software ID Entry command sequence flowchart.


#### **Product Identification Mode Exit/Reset**


In order to return to the standard Read mode, the Software Product Identification mode or Block-Protection Status mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 19 for a flowchart.

TABLE 1: PRODUCT IDENTIFICATION TABLE


	Address	Data
Manufacturer's Code	0000H	BF H
Device Code		
SST39SF020P	0001H	76 H
SST39SF040P	0001H	77 H
SST39VF020P	0001H	86 H
SST39VF040P	0001H	87 H


501 PGM T1.0













**Preliminary Specifications** 




TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A <sub>MS</sub> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase A <sub>MS</sub> -A <sub>12</sub> address lines will select the sector.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
$V_{DD}$	Power Supply	To provide 4.5-5.5V supply for SST39SF020P/040P 2.7-3.6V supply for SST39VF020P/040P
Vss	Ground	
NC	No Connect	Unconnected Pins

Note:  $A_{MS} = Most Significant Address$ 

 $A_{MS} = A_{17}$  for SST39SF/VF020P,  $A_{18}$  for SST39SF/VF040P

501 PGM T2.0



**Preliminary Specifications** 

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	A9	DQ	Address
Read	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	$A_{IN}$	D <sub>OUT</sub>	Ain
Program	$V_{IL}$	$V_{IH}$	$V_{IL}$	$A_{IN}$	D <sub>IN</sub>	Ain
Erase	VIL	ViH	VIL	Х	X	Sector address, XXh for Chip-Erase
Standby	$V_{IH}$	Χ	X	Χ	High Z	X
Write Inhibit	X X	V <sub>IL</sub> X	X V <sub>IH</sub>	X	High Z/D <sub>OUT</sub> High Z/D <sub>OUT</sub>	X
Product Identification Hardware Mode	VIL	VIL	ViH	VH	Manufacturer Code (BF) Device Code <sup>(1)</sup>	A <sub>MS</sub> <sup>(2)</sup> - A <sub>1</sub> = V <sub>IL</sub> , A <sub>0</sub> = V <sub>IL</sub> A <sub>MS</sub> - A <sub>1</sub> = V <sub>IL</sub> , A <sub>0</sub> = V <sub>IH</sub>
Software Mode	VIL	$V_{IL}$	ViH	$A_{IN}$		See Table 4
Block-Protection	$V_{IL}$	ViH	VIL	Χ	X	See Table 4
Block-Protection Status		$V_{IL}$	$V_{IL}$	$V_{IH}$	X	DQ1-0 <sup>(9)</sup> X

501 PGM T3.1

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st B Write C		2nd E Write C		3rd E Write (		4th E Write (		5th E Write 0		6th B Write C	
	Addr <sup>(3)</sup>	Data										
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA <sup>(5)</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>x</sub> (4)	30H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry <sup>(7)</sup>	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit (6)	XXH	F0H										
Software ID Exit (6)	5555H	AAH	2AAAH	55H	5555H	F0H						
Bottom Block- Protection	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	70H
Top Block- Protection	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	2AAAH	70H
Block-Protection Status <sup>(9)</sup>	5555H	AAH	2AAAH	55H	5555H	95H						

501 PGM T4.0

#### Notes:

- (1) 76H for SST39SF020P, 77H for SST39SF040P and 86H for SST39VF020P, 87H for SST39VF040P
- (2) A<sub>MS</sub> = Most Significant Address
  - $A_{MS} = A_{17}$  for SST39SF/VF020P,  $A_{18}$  for SST39SF/VF040P
- (3) Address format A<sub>14</sub>-A<sub>0</sub> (Hex). Addresses A<sub>15</sub>, A<sub>16</sub> and A<sub>17</sub> are "Don't Care" for Command sequence for SST39SF/VF020P. Addresses A<sub>15</sub>, A<sub>16</sub>, A<sub>17</sub> and A<sub>18</sub> are "Don't Care" for Command sequence for SST39SF/VF040P.
- (4) SA<sub>x</sub> for Sector-Erase; uses A<sub>MS</sub>-A<sub>12</sub> address lines
  - A<sub>MS</sub> = Most Significant Address

 $A_{MS} = A_{17}$  for SST39SF/VF020P,  $A_{18}$  for SST39SF/VF040P

- (5) BA = Program Byte address
- (6) Both Software ID Exit operations are equivalent; also needed to exit Block-Protection mode.
- (7) With  $A_{MS}$ - $A_1$ =0; SST Manufacturer Code = BFH, is read with  $A_0$  = 0, 39SF020P Device Code = 76H, 39SF040P Device Code = 77H, is read with  $A_0$  = 1. 39VF020P Device Code = 86H, 39VF040P Device Code = 87H, is read with  $A_0$  = 1.
- (8) The device does not remain in Software Product ID Mode if powered down.
- (9) The fourth cycle of this operation will be a Read of Address XXXX.

DQ1-0 = 01 for bottom Block protected

DQ1-0 = 10 for top Block protected

DQ1-0 = 00 for neither Block protected



**Preliminary Specifications** 

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>(1)</sup>	50 mA
Note: (1) Outputs showed for an array than one second. No second they are sufferly showed at a ti-	

#### Note: (1) Outputs shorted for no more than one second. No more than one output shorted at a time.

#### **OPERATING RANGE FOR SST39SF020P/040P**

Range	V <sub>DD</sub>	
Commercial	0 °C to +70 °C	4.5-5.5V
Industrial	-40 °C to +85 °C	4.5-5.5V

#### **OPERATING RANGE FOR SST39VF020P/040P**

Range	Ambient Temp	$V_{DD}$
Commercial	0 °C to +70 °C	2.7-3.6V
Industrial	-40 °C to +85 °C	2.7-3.6V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time 5 ns					
Output Load	C <sub>L</sub> = 30 pF for SST39SF020P/040P				
$C_L = 100 \text{ pF for SST39VF020P/040P}$					
See Figures 1	5A, 15в and 16				



**Preliminary Specifications** 

Table 5a: DC Operating Characteristics  $V_{DD} = 5V \pm 10\%$  for SST39SF020P/040P

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current Read		20	mA	CE#=OE#=V <sub>IL</sub> ,WE#=V <sub>IH</sub> , all I/Os open, Address input = V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> Min., V <sub>DD</sub> =V <sub>DD</sub> Max
	Write		20	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max.
I <sub>SB1</sub>	Standby V <sub>DD</sub> Current (TTL input)		3	mA	$CE\#=V_{IH}$ , $V_{DD}=V_{DD}$ Max.
I <sub>SB2</sub>	Standby V <sub>DD</sub> Current (CMOS input)		100	μA	$CE\#=V_{IHC}$ , $V_{DD}=V_{DD}$ Max.
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
ILO	Output Leakage Current		1	μA	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
VIL	Input Low Voltage		0.8	V	$V_{DD} = V_{DD}$ Min.
$V_{IH}$	Input High Voltage	2.0		V	$V_{DD} = V_{DD} Max.$
$V_{IHC}$	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	$V_{DD} = V_{DD} Max.$
VoL	Output Low Voltage		0.4	V	$I_{OL} = 2.1 \text{ mA}, V_{DD} = V_{DD} \text{ Min}.$
Vон	Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$ , $V_{DD} = V_{DD} Min$ .
V <sub>H</sub>	Supervoltage for A <sub>9</sub> pin	11.4	12.6	V	CE# = OE# =V <sub>IL</sub> , WE# = V <sub>IH</sub>
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub> pin		200	μA	$CE\# = OE\# = V_{IL}$ , $WE\# = V_{IH}$ , $A_9 = V_H$ Max.

501 PGM T5a.2

Table 5b: DC Operating Characteristics  $V_{DD}$  = 2.7-3.6V for SST39VF020P/040P

			Limits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current Read		20	mA	CE#=OE#=V <sub>IL</sub> ,WE#=V <sub>IH</sub> , all I/Os open, Address input = V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> Min., V <sub>DD</sub> =V <sub>DD</sub> Max
	Write		20	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max.
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		15	μA	$CE\#=V_{IHC}$ , $V_{DD}=V_{DD}$ Max.
ILI	Input Leakage Current		1	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
ILO	Output Leakage Current		1	μA	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
V <sub>IL</sub>	Input Low Voltage		0.8	V	$V_{DD} = V_{DD}$ Min.
ViH	Input High Voltage	0.7 V <sub>DD</sub>		V	$V_{DD} = V_{DD} Max.$
VIHC	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	$V_{DD} = V_{DD} Max.$
$V_{OL}$	Output Low Voltage		0.2	V	$I_{OL} = 100 \mu A$ , $V_{DD} = V_{DD} Min$ .
$V_{OH}$	Output High Voltage	V <sub>DD</sub> -0.2		V	$I_{OH} = -100\mu A$ , $V_{DD} = V_{DD}$ Min.
V <sub>H</sub>	Supervoltage for A <sub>9</sub> pin	11.4	12.6	V	CE# = OE# =V <sub>IL</sub> , WE# = V <sub>IH</sub>
IH	Supervoltage Current for A <sub>9</sub> pin		200	μA	$CE\# = OE\# = V_{IL}$ , $WE\# = V_{IH}$ , $A_9 = V_H$ Max.

501 PGM T5b.1



**Preliminary Specifications** 

TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>(1)</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>(1)</sup>	Power-up to Write Operation	100	μs

501 PGM T6.0

TABLE 7: CAPACITANCE (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>(1)</sup>	I/O Pin Capacitance	V <sub>I/O</sub> = 0V	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

501 PGM T7.0

Note: (1)This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103
V <sub>ZAP</sub> _HBM <sup>(1)</sup>	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V <sub>ZAP_MM</sub> <sup>(1)</sup>	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

501 PGM T8.0

Note: (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

#### **AC CHARACTERISTICS**

Table 9a: Read Cycle Timing Parameters  $V_{DD} = 4.5 - 5.5 V \text{ for SST39SF020P/040P}$ 

		SST39SF020P-45 SST39SF040P-45		SST39SF020P-55 SST39SF040P-55		
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	45		55		ns
T <sub>CE</sub>	Chip Enable Access Time		45		55	ns
T <sub>AA</sub>	Address Access Time		45		55	ns
TOE	Output Enable Access Time		25		30	ns
T <sub>CLZ</sub> <sup>(1)</sup>	CE# Low to Active Output	0		0		ns
T <sub>OLZ</sub> <sup>(1)</sup>	OE# Low to Active Output	0		0		ns
T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		15		20	ns
T <sub>OHZ</sub> <sup>(1)</sup>	OE# High to High-Z Output		15		20	ns
T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		0		ns

501 PGM T9a.0

Note: (1)This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.





**Preliminary Specifications** 

#### **AC CHARACTERISTICS**

TABLE 9B: READ CYCLE TIMING PARAMETERS

 $V_{DD} = 2.7-3.6V$  FOR SST39VF020P/040P

			SST39VF020P-90 SST39VF040P-90		
Parameter	Min	Max	Min	Max	Units
Read Cycle Time	70		90		ns
Chip Enable Access Time		70		90	ns
Address Access Time		70		90	ns
Output Enable Access Time		35		45	ns
CE# Low to Active Output	0		0		ns
OE# Low to Active Output	0		0		ns
CE# High to High-Z Output		15		20	ns
OE# High to High-Z Output		15		20	ns
Output Hold from Address Change	0		0		ns
	Read Cycle Time Chip Enable Access Time Address Access Time Output Enable Access Time CE# Low to Active Output OE# Low to Active Output CE# High to High-Z Output OE# High to High-Z Output	Parameter  Read Cycle Time Chip Enable Access Time Address Access Time Output Enable Access Time CE# Low to Active Output OE# Low to Active Output CE# High to High-Z Output OE# High to High-Z Output	Read Cycle Time 70 Chip Enable Access Time 70 Address Access Time 70 Output Enable Access Time 35 CE# Low to Active Output 0 OE# Low to Active Output 0 CE# High to High-Z Output 15 OE# High to High-Z Output 15	Parameter         Min         Max         Min           Read Cycle Time         70         90           Chip Enable Access Time         70         70           Address Access Time         70         70           Output Enable Access Time         35         5           CE# Low to Active Output         0         0           OE# Low to Active Output         0         0           CE# High to High-Z Output         15         15           OE# High to High-Z Output         15         15	Parameter         Min         Max         Min         Max           Read Cycle Time         70         90           Chip Enable Access Time         70         90           Address Access Time         70         90           Output Enable Access Time         35         45           CE# Low to Active Output         0         0           OE# Low to Active Output         0         0           CE# High to High-Z Output         15         20           OE# High to High-Z Output         15         20

Note: (1)This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

Table 10: Program/Erase Cycle Timing Parameters  $V_{DD} = 4.5-5.5V$  for SST39SF020P/040P and 2.7-3.6V for SST39VF020P/040P

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Byte-Program Time		20	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
Tcs	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub>	WE# Pulse Width High	30		ns
T <sub>CPH</sub>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	40		ns
T <sub>DH</sub>	Data Hold Time	0		ns
T <sub>IDA</sub>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms
T <sub>PR</sub>	Block-Protection Time		25	ms

Note: (1)This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.






FIGURE 4: READ CYCLE TIMING DIAGRAM




FIGURE 5: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM






FIGURE 6: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 7: DATA# POLLING TIMING DIAGRAM



**Preliminary Specifications** 





FIGURE 8: TOGGLE BIT TIMING DIAGRAM



Note: This device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are

interchageable as long as minimum timings are met. (See Table 10)

SA<sub>X</sub> = Sector Address


Note: A<sub>MS</sub> = Most Significant Address

 $A_{MS} = A_{17}$  for SST39SF/VF020P;  $A_{18}$  for SST39SF/VF040P

FIGURE 9: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



**Preliminary Specifications** 




Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are

interchageable as long as minimum timings are met. (See Table 10)

Note: A<sub>MS</sub> = Most Significant Address

 $A_{MS} = A_{17}$  for SST39SF/VF020P;  $A_{18}$  for SST39SF/VF040P

FIGURE 10: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



Note: Device ID = 76H for SST39SF020P, 77H for SST39SF040P 86H for SST39VF020P, 87H for SST39VF040P

FIGURE 11: SOFTWARE ID ENTRY AND READ



**Preliminary Specifications** 





FIGURE 12: SOFTWARE ID EXIT AND RESET



Note1: Address is 2AAAH for Top Block-Protection, 5555H for Bottom Block-Protection.

FIGURE 13: BLOCK-PROTECTION







FIGURE 14: BLOCK-PROTECTION STATUS



**Preliminary Specifications** 




501 ILL F11.1

AC test inputs are driven at  $V_{IHT}$  (3.0 V) for a logic "1" and  $V_{ILT}$  (0 V) for a logic "0". Measurement reference points for inputs and outputs are at  $V_{IT}$  (1.5 V) and  $V_{OT}$  (1.5 V) Input rise and fall times (10%  $\leftrightarrow$  90%) are <10 ns.

Note: VIT-VINPUT Test
VOT-VOUTPUT Test
VIHT-VINPUT HIGH Test
VILT-VINPUT LOW Test

FIGURE 15A: AC INPUT/OUTPUT REFERENCE WAVEFORMS FOR SST39SF020P/040P



501 ILL F11.1

AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are at  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ) Input rise and fall times (10%  $\leftrightarrow$  90%) are < 5 ns.

Note: VIT-VINPUT Test
VOT-VOUTPUT Test
VIHT-VINPUT HIGH Test
VILT-VINPUT LOW Test

FIGURE 15B: AC INPUT/OUTPUT REFERENCE WAVEFORMS FOR SST39VF020P/040P




FIGURE 16: TEST LOAD EXAMPLES






FIGURE 17: BYTE-PROGRAM ALGORITHM






FIGURE 18: WAIT OPTIONS






FIGURE 19: SOFTWARE ID COMMAND FLOWCHARTS






FIGURE 20: ERASE COMMAND SEQUENCE









FIGURE 21: BLOCK-PROTECTION FLOWCHARTS







**Preliminary Specifications** 

#### SST39SF020P Valid combinations

SST39SF020P-45-4C-WH SST39SF020P-45-4C-NH SST39SF020P-55-4C-PH SST39SF020P-55-4C-PH

SST39SF020P-45-4I-WH SST39SF020P-45-4I-NH SST39SF020P-55-4I-WH SST39SF020P-55-4I-NH

#### SST39SF040P Valid combinations

SST39SF040P-45-4C-WH SST39SF040P-45-4C-NH SST39SF040P-55-4C-PH SST39SF040P-55-4C-PH

SST39SF040P-45-4I-WH SST39SF040P-45-4I-NH SST39SF040P-55-4I-NH

#### SST39VF020P Valid combinations

SST39VF020P-70-4C-WH SST39VF020P-70-4C-NH SST39VF020P-90-4C-WH SST39VF020P-90-4C-NH

SST39VF020P-70-4I-WH SST39VF020P-70-4I-NH SST39VF020P-90-4I-WH SST39VF020P-90-4I-NH

#### SST39VF040P Valid combinations

SST39VF040P-70-4C-WH SST39VF040P-70-4C-NH SST39VF040P-90-4C-WH SST39VF040P-90-4C-NH


SST39VF040P-70-4I-WH SST39VF040P-70-4I-NH SST39VF040P-90-4I-NH

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




**Preliminary Specifications** 

#### **PACKAGING DIAGRAMS**




### 32-Pin Plastic Dual-in-Line Package (PDIP) SST Package Code: PH



32-PIN PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH



**Preliminary Specifications** 



32-Pin Thin Small Outline Package (TSOP) 8mm x 14mm

SST PACKAGE CODE: WH

