



512 K-BIT FLASH MEMORY
—TOP VIEW—



PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	—	NC	17	I/O	DQ3
2	—	NC	18	I/O	DQ4
3		A15	19	I/O	DQ5
4		A12	20	I/O	DQ6
5		A7	21	I/O	DQ7
6		A6	22		$\overline{\text{CE}}$
7		A5	23		A10
8		A4	24		$\overline{\text{OE}}$
9		A3	25		A11
10		A2	26		A9
11		A1	27		A8
12		A0	28		A13
13	I/O	DQ0	29		A14
14	I/O	DQ1	30	—	NC
15	I/O	DQ2	31		WE
16	—	GND	32	—	VDD



INPUTS
A0 - A15 : ADDRESS
 $\overline{\text{CE}}$: CHIP ENABLE
 $\overline{\text{OE}}$: OUTPUT ENABLE
WE : WRITE ENABLE

INPUTS/OUTPUTS
DQ0 - DQ7 : DATA