

Advanced Power MOSFET

SSS3N80A

FEATURES


- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 25 μ A (Max.) @ $V_{DS} = 800V$
- Low $R_{DS(ON)}$: 3.800 Ω (Typ.)

$BV_{DSS} = 800 V$

$R_{DS(on)} = 4.8 \Omega$

$I_D = 2 A$

TO-220F



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	800	V
I_D	Continuous Drain Current ($T_C=25^\circ C$)	2	A
	Continuous Drain Current ($T_C=100^\circ C$)	1.3	
I_{DM}	Drain Current-Pulsed ①	12	A
V_{GS}	Gate-to-Source Voltage	+ 30	V
E_{AS}	Single Pulsed Avalanche Energy ②	235	mJ
I_{AR}	Avalanche Current ①	2	A
E_{AR}	Repetitive Avalanche Energy ①	3.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	2.0	V/ns
P_D	Total Power Dissipation ($T_A=25^\circ C$) *	35	W
	Total Power Dissipation ($T_C=25^\circ C$)	0.28	W
	Linear Derating Factor		W/ $^\circ C$
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	$^\circ C$
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	3.57	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

SSS3N80A

N-CHANNEL
POWER MOSFET

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	800	--	--	V	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	1.01	--	V/ $^\circ\text{C}$	$I_D=250\mu\text{A}$ See Fig 7
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	--	3.5	V	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$
I_{GSS}	Gate-Source Leakage , Forward	--	--	100	nA	$V_{GS}=30\text{V}$
	Gate-Source Leakage , Reverse	--	--	-100		$V_{GS}=-30\text{V}$
I_{DSS}	Drain-to-Source Leakage Current	--	--	25	μA	$V_{DS}=800\text{V}$
		--	--	250		$V_{DS}=640\text{V}, T_C=125^\circ\text{C}$
$R_{DS(\text{on})}$	Static Drain-Source On-State Resistance	--	--	4.8	Ω	$V_{GS}=10\text{V}, I_D=0.85\text{A}$ ④*
g_f	Forward Transconductance	--	1.78	--	S	$V_{DS}=50\text{V}, I_D=0.85\text{A}$ ④
C_{iss}	Input Capacitance	--	580	750	pF	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$ See Fig 5
C_{oss}	Output Capacitance	--	60	75		
C_{rss}	Reverse Transfer Capacitance	--	23	30		
$t_{d(on)}$	Turn-On Delay Time	--	16	40	ns	$V_{DD}=400\text{V}, I_D=2\text{A}, R_G=16 \Omega$ See Fig 13 ④ ⑤
t_r	Rise Time	--	26	60		
$t_{d(off)}$	Turn-Off Delay Time	--	46	100		
t_f	Fall Time	--	24	60		
Q_g	Total Gate Charge	--	27	35	nC	$V_{DS}=640\text{V}, V_{GS}=10\text{V}, I_D=2\text{A}$ See Fig 6 & Fig 12 ④ ⑤
Q_{gs}	Gate-Source Charge	--	5.3	--		
Q_{gd}	Gate-Drain("Miller") Charge	--	12.2	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_s	Continuous Source Current	--	--	2	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current ①	--	--	12		
V_{SD}	Diode Forward Voltage ④	--	--	1.4	V	$T_J=25^\circ\text{C}, I_S=2\text{A}, V_{GS}=0\text{V}$
t_{rr}	Reverse Recovery Time	--	330	--	ns	$T_J=25^\circ\text{C}, I_F=3\text{A}$ $dI_F/dt=100\text{A}/\mu\text{s}$ ④
Q_{rr}	Reverse Recovery Charge	--	1.52	--		

Notes :

① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature

② $L=110\text{mH}, I_{AS}=2\text{A}, V_{DD}=50\text{V}, R_G=27\Omega$, Starting $T_J=25^\circ\text{C}$







③ $I_{SD}\leq 3\text{A}, di/dt\leq 100\text{A}/\mu\text{s}, V_{DD}\leq BV_{DSS}$, Starting $T_J=25^\circ\text{C}$

④ Pulse Test : Pulse Width = $250\mu\text{s}$, Duty Cycle $\leq 2\%$

⑤ Essentially Independent of Operating Temperature

**N-CHANNEL
POWER MOSFET**

SSS3N80A



SSS3N80A

N-CHANNEL POWER MOSFET

Fig 7. Breakdown Voltage vs. Temperature




Fig 8. On-Resistance vs. Temperature




Fig 9. Max. Safe Operating Area




Fig 10. Max. Drain Current vs. Case Temperature





Fig 11. Thermal Response



**N-CHANNEL
POWER MOSFET**

SSS3N80A

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms



Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



SSS3N80A

N-CHANNEL
POWER MOSFET

Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

