
PACKAGE DETAILS

Dimensions are shown thus: mm (in). For further package information please contact your local Customer Service Centre.



Purchase of GEC Plessey Semiconductors I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

GEC PLESSEY SEMICONDUCTORS

HEADQUARTERS OPERATIONS GEC PLESSEY SEMICONDUCTORS Cheney Manor, Swindon,

Wiltshire United Kingdom SN2 2QW. Tel: (01793) 518000 Fax: (01793) 518411

GEC PLESSEY SEMICONDUCTORS

P.O. Box 660017 1500 Green Hills Road, Scotts Valley, California 95067-0017, United States of America. Tel: (408) 438 2900 Fax: (408) 438 5576

- CUSTOMER SERVICE CENTRES
 - FRANCE & BENELUX Les Ulis Cedex Tel: (1) 64 46 23 45
- Fax: (1) 69 18 90 00
- GERMANY Munich Tel: (089) 3609 06 0 Fax: (089) 3609 06 55 ITALY Milan Tel: (02) 6607151 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276–5501 Fax: (03) 5276–5510 KOREA Seoul Tel: (2) 5668141 Fax: (2) 5697933 NORTH AMERICA Scotts Valley, USA .
- Tel: (408) 438 2900 Fax: (408) 438 7023
- SOUTH EAST ASIA Singapore Tel: 3827708 Fax: 3828872 SWEDEN Stockholm Tel: (8) 702 97 70 Fax: (8) 640 47 36 TAIWAN, ROC Taipei Tel: (2) 5461260 Fax: (2) 7190260 UK, EIRE, DENMARK, FINLAND & NORWAY • Swindon Tel: (01793) 518527/518566 Fax: (01793) 518582
- These are supported by Agents and Distributors in major countries world-wide.

© GEC Plessey Semiconductors 1996 Publication No. D.S.4206 Issue No. 1.8 March 1996 TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM

This publication is issued to provide information only, which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design, or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request




Fig.14 Input/Output interface circuits

LOOP BANDWIDTH

The majority of applications for which the SP5659 is intended require a loop filter bandwidth of between 2kHz and 10kHz.

Typically the VCO phase noise will be specified at both 1kHz and10kHz offset. It is common practice to arrange the loop filter bandwidth such that the 1kHz figure lies within the loop bandwidth. Thus the phase noise depends on the synthesiser comparator noise floor, rather than the VCO.

The 10kHz offset figure should depend on the VCO providing the loop is designed correctly, and is not underdamped.

REFERENCE SOURCE

The SP5659 offers optimal LO phase noise performance when operated with a large step size. This is due to the fact that the LO phase noise within the loop bandwidth is:

| phase comparator | + 20 log | LO frequency |
|------------------|------------------------|------------------------------|
| noise floor | + 20 log ₁₀ | (phase comparator frequency) |

Assuming the phase comparator noise floor is flat irrespective of sampling frequency, this means that the best

performance will be achieved when the overall LO to phase comparator division ratio is a minimum.

There are two ways of achieving a higher phase comparator sampling frequency:-

A) Reduce the division ratio between the reference source and the phase comparator

B) use a higher reference source frequency.

Approach B) may be preferred for best performance since it is possible that the noise floor of the reference oscillator may degrade the phase comparator performance if the reference division ratio is very small.

DRIVING TWO DEVICES FROM A COMMON REFERENCE

As mentioned earlier in the Datasheet, the SP5659 has a REF/COMP output which allows two synthesisers to be driven from a common reference. To do this, the "Master" should be programmed by setting RE = 1 and RTS = 0. The driven device should be programmed for normal operation i.e. RE = 0, and RTS = 0. The two devices should be connected as shown below.




Fig. 12 Driving two devices from a common reference




Fig. 13 Typical RF input impedance




Fig. 10 Test board




Fig. 11 Test board (layout)

DOUBLE CONVERSION TUNER SYSTEMS

The high 2.7GHz maximum operating frequency and excellent noise characteristics of the SP5659 enables the construction of double conversion high IF tuners.

A typical system shown in Fig.8 will use the SP5659 as the first LO control for full band upconversion to an IF of greater than 1GHz. The wide range of reference division ratios allows

the SP5659 to be used both for the up converter LO with a high phase comparator frequency (hence low phase noise) and the down converter which utilises the device in a lower comparison frequency mode (which offers a fine step size).




Fig. 8 Example of double conversion from VHF/UHF frequencies to TV IF




Fig. 9 Typical application

APPLICATION NOTES

A generic set of application notes AN168 for designing with synthesisers such as the SP5659 has been written. This covers aspects such as loop filter design and decoupling. This application note is also featured in the Consumer Data Book.

A generic test/demo board has been produced which can be used for the SP5659. A circuit diagram and layout for the board is shown in Figs. 10 and 11. The board can be used for the following purposes:

- (A) measuring RF sensitivity performance.
- (B) Indicating port function.
- (C) Synthesising a voltage controlled oscillator.
- (D) Testing of external reference sources.

| RE | RTS | TS2 | TS1 | TS0 | REF/COMP OUTPUT MODE | Test mode description |
|----|-----|-----|-----|-----|----------------------------|---|
| 0 | 0 | Х | Х | Х | Disabled to high state | Normal operation |
| 0 | 1 | Х | 0 | 0 | Disabled to high state | Charge pump sink. Status byte FL = logic '1' |
| 0 | 1 | x | 0 | 1 | Disabled to high state | Charge pump source. Status byte FL = logic '0' |
| 0 | 1 | Х | 1 | 0 | Disabled to high state | Charge pump disabled. Status byte FL=logic '0' |
| 0 | 1 | Х | 1 | 1 | Disabled to high state | Port P0 = F _{pd} /2 |
| 0 | 1 | 1 | Х | Х | Disabled to high state | Varactor Drive Output disabled |
| 1 | 0 | Х | Х | Х | F _{ref} switched | Normal operation |
| 1 | 1 | Х | Х | Х | F _{comp} switched | Normal operation |

X=don't care

Fig. 5 REF/COMP output mode and Test modes

| C1 byte 5, bit 1 | C0 byte 5, bit 2 | Current in μA | | | | | |
|----------------------------|----------------------------|---------------|-----------|--------|--|--|--|
| | | min | typ | max | | | |
| 0 | 0 | ±90 | ±120 | ±150 | | | |
| 0 | 1 | ± 195 | ±260 | ± 325 | | | |
| 1 | 0 | ±416 | ± 555 | ±694 | | | |
| 1 | 1 | ± 900 | ±1200 | ± 1500 | | | |

Fig 6. Charge pump current




Fig. 7a Typical input sensitivity (Prescaler disabled, PE=0)

Fig. 7b Typical input sensitivity (Prescaler enabled, PE=1)

| 2 F F C F F F F F F F F | 1A1, MA0 16_20 17E 13,R2,R1,R0 21, C0 22E 17TS 17TS 17S 17S 17S 17S 17S 17S 17S | 1 FL | : Va : Pro : Pro : Re : Ch : Re : RE | 0 X a format (i knowledge riable addi ogrammab escaler ena eference di harge pump | 0 X MSB is tra bit ress bits (se le division r | MA1 A2 nsmitted ee Table 3) ratio contro select (see lect (see F but enable | MA0 A1 first) | 0 2 ⁸ 20 R0 P0/TS0 LSB 1 A0 | A A A A A | Byte 3 Byte 4 Byte 5 Byte 1 |
|--|---|---|---|---|---|--|---|---|------------------------|--------------------------------------|
| DIVIDER PROGRAMMABLE DIVIDER CONTROL DATA CONTROL DATA ADDRESS STATUS BYTE | 27 1 C1 MSB 1 POR MA1, MA0 16–20 PE 33,R2,R1,R0 21,C0 2E TTS S2, TS1, TS0 | 2 ⁶ 2 ¹⁶ C0 <i>Table 1</i> | 2 ⁵ 2 ¹⁵ RE Write data | 24 PE RTS a format (I a format (I x a format (I x cknowledge rriable addr ogrammab escaler ena eference di harge pump eference os | 2 ³ R3 P3 <i>MSB is tra</i> <i>MSB is tra</i> <i>MSB is tra</i> <i>a</i> bit ress bits (se le division r able vision ratio o current se | 2 ² R2 P2/TS2 nsmitted MA1 A2 nsmitted ee Table 3) ratio contro select (see lect (see Four enable | 2 ¹ R1 P1/TS1 first) MA0 A1 first) ol bits a Fig. 3) Fig. 3) Fig. 6) | 2 ⁰ R0 P0/TS0 LSB | A A A | Byte 4 Byte 5 Byte 1 |
| DIVIDER CONTROL DATA CONTROL DATA ADDRESS STATUS BYTE F F F F F F F F F F F F F F F F F F F | 1 C1 MSB 1 POR MA1, MA0 16_20 PE 33,R2,R1,R0 21, C0 25 ETS S2, TS1, TS0 | 2 ¹⁶ C0 <i>Table 1</i> 1 FL | 2 ¹⁵ RE Write data Write data Read data : Ac : Va : Prr : Re : Ch : Re : RE | PE RTS a format (I 0 X a format (I knowledge riable addr ogrammab escaler ena eference dir arge pump eference os | R3 P3 WSB is tra 0 X WSB is tra wSB is tra ble division ratio bble vision ratio o current se | R2 P2/TS2 nsmitted MA1 A2 nsmitted ee Table 3) ratio contro select (see lect (see Four enable | R1 P1/TS1 first) MA0 A1 first) ol bits e Fig. 3) Fig. 3) | R0 P0/TS0 LSB 1 | A | Byte 5 Byte 1 |
| ADDRESS STATUS BYTE ADDRESS STATUS BYTE F F F F F F F F F F F F F F F F F F F | C1 MSB 1 POR MA1, MA0 16-20 PE 33,R2,R1,R0 21, C0 EE RTS RTS S2, TS1, TS0 | C0 Table 1 | RE Write data | RTS a format (I 0 X a format (I knowledge riable addr ogrammab escaler ena feference dir harge pump eference os | P3 MSB is tra 0 X MSB is tra e bit ress bits (se le division r able vision ratio o current se | P2/TS2 nsmitted MA1 A2 nsmitted ee Table 3) ratio contro select (see lect (see Four enable | MA0 A1 first) | P0/TS0 | A | Byte 4 Byte 5 Byte 1 Byte 2 |
| ADDRESS STATUS BYTE A A A A A A F F F F F F F F F F F F F | MSB 1 POR MA1, MA0 16_20 7E 33,R2,R1,R0 21, C0 2E TTS TTS TTS TTS TS TS TS1, TS0 | Table 1 | 0 X Read data : Ac : Va : Pro : Pro : Re : Ch : Re : Re | 0 X a format (I knowledge riable addr ogrammab escaler ena eference di aarge pump eference os | 0 X MSB is tra 0 X MSB is tra e bit ress bits (se le division r able vision ratio o current se | MA1 A2 nsmitted ee Table 3) ratio contro select (see lect (see Four enable | MA0 A1 first) | LSB 1 | A | Byte 1 |
| STATUS BYTE A N 2 F F F F F F F F F F F F F F F F F F | 1 POR MA1, MA0 16_20 PE 33,R2,R1,R0 21, C0 2E RTS RTS RTS S2, TS1, TS0 | 1 FL | 0 X Read data : Ac : Va : Prr : Prr : Re : Ch : Re : RE | 0 X a format (I knowledge riable addr ogrammab escaler ena ference di harge pump eference os | 0 X MSB is tra ress bits (se le division r able vision ratio o current se | MA1 A2 nsmitted ee Table 3) ratio contro select (see lect (see F but enable | MA0 A1 first) | 1 | | |
| STATUS BYTE A N 2 F F C F F F F F F F F F F F F F F F F | POR 4A1, MA0 16-20 PE 23,R2,R1,R0 21, C0 2E RTS RTS RTS S2, TS1, TS0 | FL | X Read data : Ac : Va : Prr : Re : Ch : Re : RE | X a format (i riable addr ogrammab escaler ena eference di aarge pump eference os | X MSB is tra ess bits (se le division r able vision ratio o current se | A2 nsmitted ee Table 3) ratio contro select (see lect (see F but enable | A1 first) ol bits e Fig. 3) fig.6) | | | |
| A M 2 F F C C F F T F F F F F F F F | MA1, MA0 16_20 7E 13,R2,R1,R0 21, C0 2E 2TS RTS RTS S2, TS1, TS0 | | L Read data : Ac : Va : Pro : Re : Ch : Re : RE | A format (I sknowledge riable addr ogrammab escaler ena eference di narge pump eference os | bit e bit ress bits (se le division r able vision ratio o current se | nsmitted ee Table 3) atio contro select (see lect (see F but enable | first) ol bits e Fig. 3) Fig.6) | AO | A | Byte 2 |
| M 2 F F C F F F F F F F F F F F | 1A1, MA0 16_20 17E 13,R2,R1,R0 21, C0 22E 17TS 17TS 17S 17S 17S 17S 17S 17S 17S | Table 2 | : Ac : Va : Pro : Pro : Re : Ch : Re : RE | knowledge riable addr ogrammab escaler en eference di narge pump eference os | e bit ress bits (se le division r able vision ratio o current se | ee Table 3) atio contro select (see lect (see F but enable | ol bits e Fig. 3) īg.6) | | | |
| | 20 23, P2, P1 20R 21 2, A1, A0 | | : Te: : P0 : P3 : Po : Ph : AD | st mode er st mode co port outpu b, P2 and P ower On Re base Lock F | hable when ontrol bits (v ut state (alw 1 port outp eset indicate | RE=0 (see valid when vays valid e ut states or | e Fig.5) RE=0, RTS | S=1, see Fig n RE=0, RT | | |
| MA1 MA0 | Address | s input volt | tage level | 7 | A2 | A1 | A0 | Volta | ge on Al | DC input |
| 0 0 | | 0-0.1V _{C0} | с |] | 1 | 0 | 0 | (| 0.6V _{CC} –\ | V _{CC} |
| 0 1 | | Open circu | | | 0 | 1 | 1 | | 5V _{CC} to C | |
| 1 0 | | V _{CC} – 0.6V | | | 0 | 1 | 0 | | V _{CC} to 0.4 | |
| 1 1 | |).9V _{CC} – V ₀ | | | 0 | 0 | 1 | | 5V _{CC} to C | |
| # Programmed by c | onnecting a 15 pin 4 and V _{CC} | | otor between 0 0 0 0 to 0. | | | | | 0 to 0.15\ | / _{CC} | |
| | 3 Address se | | | | | | Table 4 | ADC leve | ls | |

byte. If the controller fails to pull the SDA line low during this period, the device generates an internal STOP condition, which inhibits further reading.

WRITE MODE

With reference to Table 1, bytes 2 and 3 contain frequency information bits $2^{14}-2^0$ inclusive. Auxillary frequency bits $2^{16}-2^{15}$ are in byte 4. For most frequencies only bytes 2 and 3 will be required. The remainder of byte 4 and byte 5 control the prescaler enable, reference divider ratio (see Fig. 3), charge pump, REF/COMP output (see Fig. 5), output ports and test modes (see Fig. 5).

After reception and acknowledgement of a correct address (byte 1), the first bit of the following byte determines whether the byte is interpreted as a byte 2 or 4, a logic '0' indicating byte 2 and a logic '1' indicating byte 4. Having interpreted this byte as either byte 2 or 4 the following data byte will be interpreted as byte 3 or 5 respectively. Having received two complete data bytes, additional data bytes can be entered, where byte interpretation follows the same procedure, without readdressing the device. This procedure continues until a STOP condition is received. The STOP condition can be generated after any data byte, if however it occurs during a byte transmission, the previous data is retained.

To facilitate smooth fine tuning, the frequency data bytes are only accepted by the device after all 17 bits of frequency data have been received, or after the generation of a STOP condition. Repeatedly sending bytes 2 and 3 only will not change the frequency. A frequency change occurs when one of the following data sequences is sent to an addressed device;

Bytes 2, 3, 4, 5

Bytes 4, 5, 2, 3

or when a STOP condition follows valid data bytes as follows;

- Bytes 2, 3, 4, STOP Bytes 4, 5, 2 STOP Bytes 2, 3, STOP
- Bytes 2, 3, STOP Bytes 2, STOP
- Bytes 4, STOP

It should be noted that the device must be initially addressed with both frequency AND control byte data, since the control byte contains reference divider information which must be provided before a chosen frequency can be synthesised. This implies that after initial turn on, bytes 2, 3, 4 must be sent followed by a STOP condition as a minimum requirement. Alternatively bytes 2, 3, 4, 5 must be sent if port information is also required.

READ MODE

When the device is in read mode, the status byte read from the device takes the form shown in Table 2, Fig. 4.

Bit 1 (POR) is the power-on reset indicator, and this is set to a logic '1' if the VCC supply to the device has dropped below 3V (at 25°C), e.g. when the device is initially turned ON. The POR is reset to '0' when the read sequence is terminated by a STOP command. When POR is set high (at low VCC), the programmed information is lost and the output ports are all set to high impedance.

Bit 2 (FL) indicates whether the device is phase locked, a logic '1' is present if the device is locked, and a logic '0' if the device is unlocked.

Bits 6,7 and 8 (A2, A1, A0) combine to give the output of the

ADC. The ADC can be used to feed AFC information to the microprocessor via the I^2C bus.

ADDITIONAL PROGRAMMABLE FEATURES

Prescaler enable

The divide by two prescaler is enabled by setting bit PE within byte 4 to a logic '1'. A logic '0' disables the prescaler, directly passing the RF input frequency to the 17–bit programmable counter. Bit PE is a static select only.

Charge pump current

The charge pump current can be programmed by bits C1 and C0 within data byte 5, as defined in Fig. 6.

Test mode

The test modes are invoked by setting bits RE=0 and RTS=1 within the programming data, and are selected by bits TS2, TS1 and TS0 as shown in Fig. 5. When TS2, TS1 and TS0 are received, the device retains previously received P2, P1 and P0 data.

Reference/Comparison frequency output

The reference frequency F_{ref} can be switched to the REF/COMP output, pin 3, by setting bit RE=1 and RTS=0 within byte 5. The comparison frequency F_{comp} can be switched to the REF/COMP output, pin 3, by setting bit RE=1 and RTS=1 within byte 5. For RE set to logic '0', the output is disabled and set to a high state. RE and RTS default to logic '1' during device power up, thus enabling the comparison frequency F_{comp} at the REF/COMP output.

| R3 | R2 | R1 | R0 | Ratio | Comparison frequency with a 4MHz external reference |
|----|----|----|----|----------------|--|
| 0 | 0 | 0 | 0 | 2 | 2MHz |
| 0 | 0 | 0 | 1 | 4 | 1MHz |
| 0 | 0 | 1 | 0 | 8 | 500kHz |
| 0 | 0 | 1 | 1 | 16 | 250kHz |
| 0 | 1 | 0 | 0 | 32 | 125kHz |
| 0 | 1 | 0 | 1 | 64 | 62.5kHz |
| 0 | 1 | 1 | 0 | 128 | 31.25kHz |
| 0 | 1 | 1 | 1 | 256 | 15.625kHz |
| 1 | 0 | 0 | 0 | Not Allowed | - |
| 1 | 0 | 0 | 1 | 5 | 800kHz |
| 1 | 0 | 1 | 0 | 10 | 400kHz |
| 1 | 0 | 1 | 1 | 20 | 200kHz |
| 1 | 1 | 0 | 0 | 40 | 100kHz |
| 1 | 1 | 0 | 1 | 80 | 50kHz |
| 1 | 1 | 1 | 0 | 160 | 25kHz |
| 1 | 1 | 1 | 1 | 320 | 12.5kHz |

Fig. 3 Reference division ratios

ABSOLUTE MAXIMUM RATINGS

All voltages are referred to V_{EE} at 0V.

| Ohannatariatian | D: | Value | | | 0 . 11/1 | |
|--|---------------|-------|----------------------|------------------|----------------------------------|--|
| Characteristics | Pin Min Max U | | Units | Conditions | | |
| Supply Voltage, V _{CC} | 12 | -0.3 | 7 | V | | |
| RF input voltage | 13,14 | | 2.5 | V _{p-p} | AC coupled as per application | |
| RF input DC offset | 13,14 | -0.3 | V _{CC} +0.3 | V | | |
| Port voltage | 7–10 | -0.3 | 14 | V | Port in off state | |
| | 7–10 | -0.3 | 6 | V | Port in on state | |
| Total port current | 7–10 | | 50 | mA | | |
| ADC input DC offset | 11 | -0.3 | V _{CC} +0.3 | V | | |
| REF/COMP output DC offset | 3 | -0.3 | V _{CC} +0.3 | V | | |
| Charge pump DC offset | 1 | -0.3 | V _{CC} +0.3 | V | | |
| Drive DC offset | 16 | -0.3 | V _{CC} +0.3 | V | | |
| Crystal oscillator DC offset | 2 | -0.3 | V _{CC} +0.3 | V | | |
| Address DC offset | 4 | -0.3 | V _{CC} +0.3 | V | | |
| SDA and SCL DC offset | 5, 6 | -0.3 | 6V | V | | |
| Storage temperature | | -55 | +150 | °C | | |
| Junction temperature | | | +150 | °C | | |
| MP16 thermal resistance | | | | | | |
| chip to ambient | | | 111 | °C/W | | |
| chip to case | | | 41 | °C/W | | |
| Power consumption at V _{CC} =5.5V | | | 468 | mW | All ports off, prescaler enabled | |
| ESD protection | All | 4 | | kV | Mil Std 883 TM 3015 | |

FUNCTIONAL DESCRIPTION

The SP5659 contains all the elements necessary, with the exception of a frequency reference, loop filter and external high voltage transistor, to control a varicap tuned local oscillator, so forming a complete PLL frequency synthesised source. The device allows for operation with a high comparison frequency and is fabricated in high speed logic, which enables the generation of a loop with good phase noise performance. The block diagram is shown in Fig. 2.

The RF input signal is fed to an internal preamplifier, which provides gain and reverse isolation from the divider signals. The output of the preamplifier interfaces with the 17–bit fully programmable divider via a divide–by–two prescaler. For applications up to 2GHz RF input, the prescaler may be disabled so eliminating the degradation in phase noise due to prescaler action. The divider is of MN+A architecture, where the dual modulus prescaler is 16/17, the A counter is 4–bits, and the M counter is 13–bits.

The output of the programmable divider is fed to the phase comparator where it is compared in both phase and frequency domain with the comparison frequency. This frequency is derived either from the on–board crystal controlled oscillator or from an external reference source. In both cases the reference frequency is divided down to the comparison frequency by the reference divider which is programmable into 1 of 15 ratios as detailed in Fig. 3.

The output of the phase detector feeds a charge pump and loop amplifier section, which when used with an external high **4**

voltage transistor and loop filter, integrates the current pulses into the varactor line voltage. By invoking the device test modes as described in Fig. 5, the varactor drive output can be disabled so switching the external transistor 'off' and allowing an external voltage to be written to the varactor line for tuner alignment purposes. Similarly, the charge pump may be also disabled to a high impedance state.

The programmable divider output Fpd/2 can be switched to port P0 by programming the device into test mode. The test modes are described in Fig. 5

PROGRAMMING

The SP5659 is controlled by an I²C data bus. Data and Clock are fed in on the SDA and SCL lines respectively as defined by I²C bus format. The synthesiser can either accept data (write mode) or send data (read mode). The LSB of the address byte (R/W) sets the device into write mode if it is low, and read mode if it is high. Tables 1 and 2 in Fig. 4 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an I²C bus system. Table 3 in Fig.4 shows how the address is selected by applying a voltage to the 'address' input. When the device receives a valid address byte, it pulls the SDA line low during the acknowledge period, and during following acknowledge periods after further data bytes are received. When the device is programmed into read mode, the controller accepting the data must pull the SDA line low during all status byte acknowledge periods to read another status

ELECTRICAL CHARACTERISTICS (cont.) T_{amb} = -20°C to +80°C, V_{CC}= +4.5V to +5.5V. Reference frequency = 4MHz. These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

| | Value | | | | | |
|---|--------------|-----|------|--------|-------------------|---|
| Characteristics | Pin | Min | Тур | Max | Units | Conditions |
| SDA, SCL | 5, 6 | | | | | |
| Input High voltage | | 3 | | 5.5 | V | |
| Input Low voltage | | 0 | | 1.5 | V | |
| Input High current | | | | 10 | μA | Input voltage = V _{CC} |
| Input Low Current | | | | -10 | μA | Input voltage = V _{EE} |
| LeakageCurrent | | | | 10 | μA | $V_{CC} = V_{EE}$ |
| Input hysteresis | | | 0.8 | | V | |
| SDA Output voltage | 5 | | | 0.4 | V | I _{sink} = 3mA |
| Charge pump output current | 1 | | | | | See Fig. 6, V _{pin} = 2V |
| Charge pump output leakage | 1 | | ±3 | ±10 | nA | V _{pin1} = 2V |
| Charge pump drive output current | 16 | 1 | | | mA | $V_{pin16} = 0.7V$ |
| Drive output saturation voltage when disabled | 16 | | | 350 | mV | |
| External reference input frequency | 2 | 2 | | 20 | MHz | AC coupled sinewave |
| External reference input ampltude | 2 | 200 | | 500 | mV _{p-p} | AC coupled sinewave |
| Crystal frequency | 2 | 4 | | 16 | MHz | |
| Crystal oscillator drive level | 2 | | 35 | | mV _{p-p} | |
| Recommended crystal series resistance | | 10 | | 200 | Ω | Applies to 4MHz crystal only. 'Parallel resonant' crystal. Figure quoted is under all conditions including start up. |
| Crystal oscillator negative resistance | 2 | 400 | | | Ω | Includes temperature and process tolerances. |
| REF/COMP output | 3 | | | | | |
| Voltage | | | 350 | | mV _{p-p} | AC coupled output. Output enabled, RE=1. See Note 1. |
| Comparison frequency | | | | 2 | MHz | |
| Equivalent phase noise at phase detector | | | -142 | | dBC/Hz | 6kHz loop BW, phase comparator freq 250kHz. Figure measured @ 1kHz offset, DSB (within loop band width). |
| RF division ratio | | 240 | | 131071 | | Prescaler disabled, $PE = 0$ |
| | | 480 | | 262142 | | Prescaler enabled, PE = 1 |
| Reference division ratio | | | | | | See Fig. 3 |
| Output ports P0, P1, P2, P3 | 7,8,9, 10 | | | | | |
| Sink current | | 10 | | | mA | $V_{port} = 0.7V$ |
| Leakage current | | | | 10 | μΑ | V _{port} = 13.2V |
| ADC input voltage | 11 | | | | | See Table 4, Fig 4 |
| ADC input current | 11 | | | ±10 | μΑ | $V_{CC} \geq V_{input} \geq V_{EE}$ |
| Address input current High | 4 | | | 1 | mA | Input voltage =V _{CC} |
| Address input current Low | 4 | | | -0.5 | mA | Input voltage =V _{EE} |

Note 1: If the REF/COMP output is not used, the output should be left open circuit or connected to V_{CC}, and disabled by setting RE=0.




Fig. 2 Block diagram

ELECTRICAL CHARACTERISTICS

 T_{amb} = -20°C to +80°C, V_{CC} = +4.5V to +5.5V. Reference frequency = 4MHz. These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

| Characteristics | Dim | Value | | | Units | O an stiff and |
|---------------------------------|--------|-------|-----|-----|-------------------|---|
| Characteristics | Pin | Min | Тур | Мах | Units | Conditions |
| Supply current, I _{CC} | 12 | | 68 | 85 | mA | $V_{CC} = 5V$ prescaler enabled, PE = 1 |
| | | | 58 | 73 | mA | $V_{CC} = 5V$ prescaler disabled, PE = 0 |
| RF input voltage | 13, 14 | 40 | | 300 | mV _{rms} | 300MHz to 2.7GHz Prescaler enabled, PE = 1, See Fig. 7b. |
| | 13, 14 | 100 | | 300 | mVrms | 100MHz prescaler enabled, PE=1, See Fig. 7b. |
| | | 40 | | 300 | mV _{rms} | 100MHz to 2.0GHz Prescaler disabled PE = 0, See Fig. 7a |
| RF input impedance | 13, 14 | | 50 | | Ω | Refer to Fig. 13 |
| RF input capacitance | 13, 15 | | 2 | | pF | Refer to Fig. 13 |

GEC PLESSEY

D.S. 4206 1.8

SP5659

2.7GHz I²C BUS CONTROLLED LOW PHASE NOISE FREQUENCY SYNTHESISER

The SP5659 is a single chip frequency synthesiser designed for tuning systems up to 2.7GHz.

The RF preamplifier drives a divide by two prescaler which can be disabled for applications up to 2GHz, allowing direct interfacing with the programmable divider so enabling a step size equal to the comparison frequency. For applications up to 2.7GHz the divide by two is enabled, giving a step size of twice the comparison frequency.

The comparison frequency is obtained either from an on-chip crystal controlled oscillator, or from an external source. The oscillator frequency F_{ref} or the comparison frequency F_{comp} may be switched to the REF/COMP output. This feature is ideally suited to providing the reference frequency for a second synthersiser such as in a double conversion tuner (see Fig. 8).

The synthesiser is controlled via an l^2C bus, and responds to one of four programmable addresses which are selected by applying a specific voltage to the 'address' input. This feature enables two or more synthesisers to be used in a system.

The device contains four switching ports P0–P3 and a 5–level ADC. The output of the ADC can be read via the I^2C bus.

The device also contains a varactor line disable and charge pump disable facility.

FEATURES

- Complete 2.7GHz single chip system
- Optimised for low phase noise
- Selectable divide by two prescaler
- Selectable reference division ratio
- Selectable reference/comparison frequency output
- Selectable charge pump current
- Four selectable I²C bus address
- 5-level ADC
- Pin compatible with the SP5658 3–wire bus controlled synthesiser
- ESD protection; (Normal ESD handling procedures should be observed)




Fig. 1 Pin connections – top view

APPLICATIONS

- SAT, TV, VCR and Cable tuning systems
- Communications systems

ORDERING INFORMATION

SP5659/KG/MP1S (Tubes) SP5659/KG/MP1T (Tape and reel)