ADVANCE INFORMATION

JUNE 1995

SP5512 1.3 GHz BIDIRECTIONAL I²C BUS CONTROLLED SYNTHESISER

(Supersedes version in April 1994 Consumer IC Handbook, HB3120 - 2.0)

The SP5512 is a single-chip frequency synthesiser designed for TV tuning systems. Control data is entered in the standard I²C BUS format. The device has six controllable open-collector output ports (P2-P7), each capable of sinking 20mA. In addition, P6 is a 3-bit 5-level ADC input. The information on these ports can be read via the I²C BUS.


GEC PLESSEY

<u>CONDUC</u>TORS

The device has one fixed I^2C BUS address and three programmable addresses, allowing two or more synthesisers to be used in a system.

FEATURES

- Complete 1.3GHz Single Chip System
- Programmable via the I²C BUS
- Low Power Consumption (215mW Typ.)
- Low Radiation
- Phase Lock Detector
- Varactor Drive Amp Disable
- 6 Controllable Outputs, 5 Bi-directional
- 5-Level ADC
- Variable I²C BUS Address for Picture in Picture TV
- ESD Protection *
 - * Normal ESD handling precautions should be observed.





APPLICATIONS

- Satellite TV when Combined with SP4902 2.5GHz Prescaler
- Cable Tuning Systems
- VCRs

ORDERING INFORMATION

SP5512S KG MPAS (16-lead miniature plastic package)

ELECTRICAL CHARACTERISTICS

 $T_{AMB} = -10^{\circ}$ C to $+80^{\circ}$ C, $V_{CC} = +4.5$ V to +5.5V. These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated. Reference frequency 4MHz unless otherwise stated.

Characteristic	Pin	Value			Units	Conditions	
Characteristic	FIII	Min.	Тур.	Max.	Units	Conditions	
Supply current Prescaler input voltage	12 13,14	12·5 30	43	53 300 300	mA mVrms mVrms	V _{CC} = 5V 50MHz to 1GHz 1·3GHz, see Fig. 5	
Prescaler input impedance Prescaler input capacitance	13,14		50 2		pF		
SDA, SCL Input high voltage Input low voltage Input high current Input low current Leakage current	4,5 4,5 4,5 4,5 4,5	3 0		5.5 1.5 10 10 10	ν ν μΑ μΑ	Input voltage = V_{CC} Input voltage = $0V$ When V_{CC} = $0V$	
SDA Output voltage	4			0.4	V	Sink current = 3mA	
Charge pump current low Charge pump current high Charge pump output leakage current Charge pump drive output current Charge pump amplifier gain Recommended crystal series resistance Crystal oscillator drive level Crystal oscillator negative resistance	1 1 16 2	500 10 750	±50 ±170 6400 40	±5 200	μΑ μΑ nA mV p-p	Byte 4, bit 2 = 0, pin 1 = 2V Byte 4, bit 2 = 1, pin 1 = 2V Byte 4, bit 4 = 1, pin 1 = 2V V pin 16 = $0.7V$ Parallel resonant crystal (note 2)	
OutputPorts P2-P7 sink current (see note 1) P2-P7 leakage current (see note 1)	6-11 6-11	20		10	mA μA	$V_{OUT} = 0.7V$, see note 1 $V_{OUT} = 13.2V$	
InputPorts P3 input current high P3 input current low P4, P5, P7 input voltage low P4, P5, P7 input voltage high P6 input current high P6 input current low	10 10 6,8,9 6,8,9 7 7	2.7		+10 -10 0·8 +10 -10	μΑ μΑ V V μΑ	V pin 10 = 13·2V V pin 10 = 0V See Table 3 for ADC levels	

NOTES

Source impedance between all output ports and ground is approximately 5 . This should be taken into account when calculating output port saturation voltages.
The recommended crystal series resistance quoted refers to all conditions including start-up.

ABSOLUTE MAXIMUM RATINGS

All voltages are referred to V_{EE} and pin 3 at 0V.

Parameter	Pin	Va	lue	Units	Conditions
		Min.	Max.	Units	Conditions
Supply voltage	12	-0.3	7	V	
RF input voltage	13,14		2.5	V р-р	
Port voltage	6-11 6-11	-0·3 -0·3	14 6	V V	Port in off state Port in on state
Total port output current	6-11		50	mA	
RF input DC offset	13-14	-0.3	V_{CC} +0·3	V	
Charge pump DC offset	1	-0.3	V_{CC} +0·3	V	
Drive output DC offset	16	-0.3	V_{CC} +0·3	V	
Crystal oscillator DC offset	2	-0.3	V_{CC} +0·3	V	
SDA, SCL input voltage	4,5	-0·3 -0·3	$\begin{array}{c} V_{CC} + 0.3\\ 5.5 \end{array}$	V V	With V_{CC} applied V_{CC} not applied
Storage temperature		-55	+150	°C	
Junction temperature			+150	°C	
MP16 thermal resistance, chip-to-ambient MP16 thermal resistance, chip-to-case			111 41	°C/W °C/W	
Power consumption at 5.5V			321	mW	




Fig. 2 Block diagram

FUNCTIONAL DESCRIPTION

The SP5512 is programmed from an I²C BUS. Data and Clock are fed in on the SDA and SCL lines respectively as defined by the I²C Bus format. The synthesiser can either accept new data (write mode) or send data (read mode). The Tables in Fig. 3 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an I²C BUS system. Table 4 shows how the address is selected by applying a voltage to P3. The LSB of the address byte (R/W) sets the device into read mode if it is high and write mode if it is low. When the SP5512 receives a correct address byte it pulls the SDA line low during the acknowledge period and during following acknowledge periods after further data bytes are programmed. When the SP5512 is programmed into the read mode the controlling device accepting the data must pull down the SDA line during the following acknowledge period to read another status byte.

WRITE MODE (FREQUENCY SYNTHESIS)

When the device is in the write mode Bytes 2+3 select the synthesised frequency while Bytes 4+5 select the output port states and charge pump information.

Once the correct address is received and acknowledged, the first bit of the next byte determines whether that byte is interpreted as Byte 2 or 4, a logic 0 for frequency information and a logic 1 for charge pump and output port information. Additional data bytes can be entered without the need to readdress the device until an 1^{2} C stop condition is recognised. This allows a smooth frequency sweep for fine tuning or AFC purposes.

If the transmission of data is stopped mid-byte (e.g., by another device on the bus) then the previously programmed byte is maintained.

Frequency data from Bytes 2 and 3 is stored in a 15-bit shift register and is used to control the division ratio of the 15-bit programmable divider which is preceded by a divide-by-8 prescaler and amplifier to give excellent sensitivity at the local oscillator input; see Fig 5. The input impedance is shown in Fig. 7.

The programmed frequency can be calculated by multiplying the programmed division ratio by 8 times the comparison frequency $\rm F_{\rm COMP}.$

When frequency data is entered, the phase comparator, via the charge pump and varactor drive amplifier, adjusts the

local oscillator control voltage until the output of the programmable divider is frequency and phase locked to the comparison frequency.

The reference frequency may be generated by an external source capacitively coupled into pin 2 or provided by an onchip 4MHz crystal controlled oscillator.

Note that the comparison frequency is 7.8125kHz when a 4MHz reference is used.

Bit 2 of Byte 4 of the programming data (CP) controls the current in the charge pump circuit, a logic 1 for \pm 170µA and a logic 0 for \pm 50µA, allowing compensation for the variable tuning slope of the tuner and also to enable fast channel changes over the full band. Bit 4 of Byte 4 (T0) disables the charge pump if set to a logic 1. Bit 8 of Byte 4 (OS) switches the charge pump drive amplifier's output off when it is set to a logic 1. Bit 3 of Byte 4 (T1) selects a test mode where the phase comparator inputs are available on P6 and P7, a logic 1 connects F_{COMP} to P6 and F_{DIV} to P7.

Byte 5 programs the output ports P2-P7, a logic 0 for a high impedance output, logic 1 for low impedance (on).

READ MODE

When the device is in the read mode the status data read from the device on the SDA line takes the form shown in Table 2.

Bit 1 (POR) is the power on reset indicator and is set to a logic 1 if the power supply to the device has dropped below a nominal 3V and the programmed information lost (e.g., when the device is initially turned on). The POR is set to 0 when the read sequence is terminated by a stop command. The outputs are all set to high impedance when the device is initially powered up. Bit 2 (FL) indicates whether the device is phase locked, a logic 1 is present if the device is locked and a logic 0 if the device is unlocked.

Bits 3, 4 and 5 (I2, I1, I0) show the status of the I/O Ports P7, P5 and P4 respectively. A logic 0 indicates a low level and a logic 1 a high level. If the ports are to be used as inputs they should be programmed to a high impedance state (logic1). These inputs will then respond to data complying with standard TTL voltage levels. Bits 6, 7 and 8 (A2,A1,A0) combine to give the output of the 5-level ADC.

The 5-level ADC can be used to feed AFC information to the microprocessor from the IF section of the television, as illustrated in Fig. 4.

MSB						LSB				
Address	1	1	0	0	0	MA1	MA0	0	А	Byte 1
Programmable divider	0	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	А	Byte 2
Programmable divider	2 ⁷	26	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	А	Byte 3
Charge pump and test bits	1	СР	T1	Т0	1	1	1	OS	А	Byte 4
I/O port control bits	P7	P6	P5	P4	P3	P2	Х	Х	А	Byte 5

Table 1 Write data format (MSB transmitted first)

Address	1	1	0	0	0	MA1	MA0	1	А	Byte 1
Status byte	POR	FL	12	11	10	A2	A1	A0	А	Byte 2

Table 2 Read data format

A2	A1	A0	Voltage input to P6
1	0	0	$0.6V_{CC}$ to $13.2V$
0	1	1	0.45V _{CC} to 0.6V _{CC}
0	1	0	0.3V $_{CC}$ to 0.45V $_{CC}$
0	0	1	0.15V_{CC} to 0.3V_{CC}
0	0	0	0V to 0⋅15V _{CC}

Table 3 ADC levels

MA1	MA0	Voltage input to P3
0	0	0V to $0.2V_{CC}$
0	1	Always valid
1	0	$0.3V_{CC}$ to $0.7V_{CC}$
1	1	$0.8V_{CC}$ to $13.2V$

Table 4 Address selection

А	:	Acknowledge bit
MA1, MA0	:	Variable address bits (see Table 4)
СР	:	Charge Pump current select
T1	:	Test mode selection
ТО	:	Charge pump disable
OS	:	Varactor drive Output disable Switch
P7, P6, P5, P4,	:	Control output port states
P3, P2		
POR	:	Power On Reset indicator
FL	:	Phase lock detect flag
12, 11, 10	:	Digital information from ports P7, P5 and P4 respectively
A2, A1, A0	:	5-level ADC data from P6 (see Table 3)
Х	:	Don't care

Fig. 3 Data formats

APPLICATION

A typical application is shown in Fig. 4. All input/output interface circuits are shown in Fig. 6.




Fig. 4 Typical application




Fig. 5 Typical input sensitivity




Fig. 6 Input/output interface circuits





Fig. 7 Typical input impedance

9

10

PACKAGEDETAILS

Dimensions are shown thus: mm (in).





HEADQUARTERS OPERATIONS GEC PLESSEY SEMICONDUCTORS Cheney Manor, Swindon, Wiltshire SN2 2QW, United Kingdom. Tel: (01793) 518000 Fax: (01793) 518411

GEC PLESSEY SEMICONDUCTORS P.O. Box 660017 1500 Green Hills Road. Scotts Valley, California 95067-0017, United States of America. Tel: (408) 438 2900

Fax: (408) 438 5576

GEC PLESSEY Purchase of GEC Plessey Semiconductors PC components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

CUSTOMER SERVICE CENTRES

- FRANCE & BENELUX Les Ulis Cedex Tel: (1) 64 46 23 45 Fax : (1) 64 46 06 07
- GERMANY Munich Tel: (089) 3609 06-0 Fax : (089) 3609 06-55
- ITALY Milan Tel: (02) 66040867 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- NORTH AMERICA Scotts Valley, USA Tel (408) 438 2900 Fax: (408) 438 7023.
- SOUTH EAST ASIA Singapore Tel: (65) 3827708 Fax: (65) 3828872
- SWEDEN Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- TAIWAN, ROC Taipei Tel: 886 2 5461260. Fax: 886 2 7190260
- UK, EIRE, DENMARK, FINLAND & NORWAY
- Swindon Tel: (01793) 518527/518566 Fax : (01793) 518582 These are supported by Agents and Distributors in major countries world-wide. © GEC Plessey Semiconductors 1995 Publication No. 2384 Issue No. 3.3 June 1995 TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.