

# SG3526

## Pulse Width Modulation Control Circuit


The SG3526 is a high performance pulse width modulator integrated circuit intended for fixed frequency switching regulators and other power control applications.

Functions included in this IC are a temperature compensated voltage reference, sawtooth oscillator, error amplifier, pulse width modulator, pulse metering and steering logic, and two high current totem pole outputs ideally suited for driving the capacitance of power FETs at high speeds.

Additional protective features include soft start and undervoltage lockout, digital current limiting, double pulse inhibit, adjustable dead time and a data latch for single pulse metering. All digital control ports are TTL and B-series CMOS compatible. Active low logic design allows easy wired-OR connections for maximum flexibility. The versatility of this device enables implementation in single-ended or push-pull switching regulators that are transformerless or transformer coupled. The SG3526 is specified over a junction temperature range of 0° to +125°C.


- 8.0 V to 35 V Operation
- 5.0 V  $\pm 1\%$  Trimmed Reference
- 1.0 Hz to 400 kHz Oscillator Range
- Dual Source/Sink Current Outputs:  $\pm 100$  mA
- Digital Current Limiting
- Programmable Dead Time
- Undervoltage Lockout
- Single Pulse Metering
- Programmable Soft-Start
- Wide Current Limit Common Mode Range
- Guaranteed 6 Unit Synchronization

**Representative Block Diagram**




## PULSE WIDTH MODULATION CONTROL CIRCUIT

### SEMICONDUCTOR TECHNICAL DATA



**N SUFFIX**  
PLASTIC PACKAGE  
CASE 707

### PIN CONNECTIONS



### ORDERING INFORMATION

Device	Operating Temperature Range	Package
SG3526N	T <sub>J</sub> = 0° to +125°C	Plastic DIP

# SG3526

## MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	+40	Vdc
Collector Supply Voltage	$V_C$	+40	Vdc
Logic Inputs		-0.3 to +5.5	V
Analog Inputs		-0.3 to $V_{CC}$	V
Output Current, Source or Sink	$I_O$	$\pm 200$	mA
Reference Load Current ( $V_{CC} = 40$ V, Note 2)	$I_{ref}$	50	mA
Logic Sink Current		15	mA
Power Dissipation $T_A = +25^\circ\text{C}$ (Note 3) $T_C = +25^\circ\text{C}$ (Note 4)	$P_D$	1000 3000	mW
Thermal Resistance Junction-to-Air	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	42	$^\circ\text{C/W}$
Operating Junction Temperature	$T_J$	+150	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Lead Temperature (Soldering, 10 Seconds)	$T_{Solder}$	$\pm 300$	$^\circ\text{C}$

- NOTES:** 1. Values beyond which damage may occur.  
 2. Maximum junction temperature must be observed.  
 3. Derate at 10 mW/ $^\circ\text{C}$  for ambient temperatures above +50 $^\circ\text{C}$ .  
 4. Derate at 24 mW/ $^\circ\text{C}$  for case temperatures above +25 $^\circ\text{C}$ .

## RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	$V_{CC}$	8.0	35	Vdc
Collector Supply Voltage	$V_C$	4.5	35	Vdc
Output Sink/Source Current (Each Output)	$I_O$	0	$\pm 100$	mA
Reference Load Current	$I_{ref}$	0	20	mA
Oscillator Frequency Range	$f_{osc}$	0.001	400	kHz
Oscillator Timing Resistor	$R_T$	2.0	150	k $\Omega$
Oscillator Timing Capacitor	$C_T$	0.001	20	$\mu\text{F}$
Available Deadtime Range (40 kHz)	-	3.0	50	%
Operating Junction Temperature Range	$T_J$	0	+125	$^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +15$  Vdc,  $T_J = T_{low}$  to  $T_{high}$  [Note 5], unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
<b>REFERENCE SECTION</b> (Note 6)					
Reference Output Voltage ( $T_J = +25^\circ\text{C}$ )	$V_{ref}$	4.90	5.00	5.10	V
Line Regulation ( $+8.0\text{ V} \leq V_{CC} \leq +35\text{ V}$ )	$Reg_{line}$	–	10	30	mV
Load Regulation ( $0\text{ mA} \leq I_L \leq 20\text{ mA}$ )	$Reg_{load}$	–	10	50	mV
Temperature Stability	$\Delta V_{ref}/\Delta T$	–	10	–	mV
Total Reference Output Voltage Variation ( $+8.0\text{ V} \leq V_{CC} \leq +35\text{ V}$ , $0\text{ mA} \leq I_L \leq 20\text{ mA}$ )	$\Delta V_{ref}$	4.85	5.00	5.15	V
Short Circuit Current ( $V_{ref} = 0\text{ V}$ ) (Note 2)	$I_{SC}$	25	80	125	mA

**UNDERVOLTAGE LOCKOUT**

Reset Output Voltage ( $V_{ref} = +3.8\text{ V}$ )		–	0.2	0.4	V
Reset Output Voltage ( $V_{ref} = +4.8\text{ V}$ )		2.4	4.8	–	V

**OSCILLATOR SECTION** (Note 7)

Initial Accuracy ( $T_J = +25^\circ\text{C}$ )		–	$\pm 3.0$	$\pm 8.0$	%
Frequency Stability over Power Supply Range ( $+8.0\text{ V} \leq V_{CC} \leq +35\text{ V}$ )	$\frac{\Delta f_{osc}}{\Delta V_{CC}}$	–	0.5	1.0	%
Frequency Stability over Temperature ( $\Delta T_J = T_{low}$ to $T_{high}$ )	$\frac{\Delta f_{osc}}{\Delta T_J}$	–	2.0	–	%
Minimum Frequency ( $R_T = 150\text{ k}\Omega$ , $C_T = 20\text{ }\mu\text{F}$ )	$f_{min}$	–	0.5	–	Hz
Maximum Frequency ( $R_T = 2.0\text{ k}\Omega$ , $C_T = 0.001\text{ }\mu\text{F}$ )	$f_{max}$	400	–	–	kHz
Sawtooth Peak Voltage ( $V_{CC} = +35\text{ V}$ )	$V_{osc(P)}$	–	3.0	3.5	V
Sawtooth Valley Voltage ( $V_{CC} = +8.0\text{ V}$ )	$V_{osc(V)}$	0.45	0.8	–	V

**ERROR AMPLIFIER SECTION** (Note 8)

Input Offset Voltage ( $R_S \leq 2.0\text{ k}\Omega$ )	$V_{IO}$	–	2.0	10	mV
Input Bias Current	$I_{IB}$	–	–350	–2000	nA
Input Offset Current	$I_{IO}$	–	35	200	nA
DC Open Loop Gain ( $R_L \geq 10\text{ M}\Omega$ )	$A_{VOL}$	60	72	–	dB
High Output Voltage ( $V_{Pin\ 1} - V_{Pin\ 2} \geq +150\text{ mV}$ , $I_{source} = 100\text{ }\mu\text{A}$ )	$V_{OH}$	3.6	4.2	–	V
Low Output Voltage ( $V_{Pin\ 2} - V_{Pin\ 1} \geq +150\text{ mV}$ , $I_{sink} = 100\text{ }\mu\text{A}$ )	$V_{OL}$	–	0.2	0.4	V
Common Mode Rejection Ratio ( $R_S \leq 2.0\text{ k}\Omega$ )	CMRR	70	94	–	dB
Power Supply Rejection Ratio ( $+12\text{ V} \leq V_{CC} \leq +18\text{ V}$ )	PSRR	66	80	–	dB

**NOTES:** 2. Maximum junction temperature must be observed.

5.  $T_{low} = 0^\circ\text{C}$   $T_{high} = +125^\circ\text{C}$

6.  $I_L = 0\text{ mA}$  unless otherwise noted.

7.  $f_{osc} = 40\text{ kHz}$  ( $R_T = 4.12\text{ k}\Omega \pm 1\%$ ,  $C_T = 0.01\text{ }\mu\text{F} \pm 1\%$ ,  $R_D = 0\text{ }\Omega$ )

8.  $0\text{ V} \leq V_{CM} \leq +5.2\text{ V}$ .

## ELECTRICAL CHARACTERISTICS (continued)

Characteristics	Symbol	Min	Typ	Max	Unit
<b>PWM COMPARATOR SECTION</b> (Note 7)					
Minimum Duty Cycle ( $V_{\text{Compensation}} = +0.4 \text{ V}$ )	$DC_{\text{min}}$	–	–	0	%
Maximum Duty Cycle ( $V_{\text{Compensation}} = +3.6 \text{ V}$ )	$DC_{\text{max}}$	45	49	–	%
<b>DIGITAL PORTS (SYNC, SHUTDOWN, RESET)</b>					
Output Voltage (High Logic Level) ( $I_{\text{source}} = 40 \mu\text{A}$ ) (Low Logic Level) ( $I_{\text{sink}} = 3.6 \text{ mA}$ )	$V_{\text{OH}}$ $V_{\text{OL}}$	2.4 –	4.0 0.2	– 0.4	V
Input Current — High Logic Level (High Logic Level) ( $V_{\text{IH}} = +2.4 \text{ V}$ ) (Low Logic Level) ( $V_{\text{IL}} = +0.4 \text{ V}$ )	$I_{\text{IH}}$ $I_{\text{IL}}$	– –	–125 –225	–200 –360	$\mu\text{A}$
<b>CURRENT LIMIT COMPARATOR SECTION</b> (Note 9)					
Sense Voltage ( $R_{\text{S}} \leq 50 \Omega$ )	$V_{\text{sense}}$	80	100	120	mA
Input Bias Current	$I_{\text{IB}}$	—	–3.0	–10	$\mu\text{A}$
<b>SOFT-START SECTION</b>					
Error Clamp Voltage (Reset = +0.4 V)		–	0.1	0.4	V
$C_{\text{Soft-Start}}$ Charging Current (Reset = +2.4 V)	$I_{\text{CS}}$	50	100	150	$\mu\text{A}$
<b>OUTPUT DRIVERS</b> (Each Output, $V_{\text{C}} = +15 \text{ Vdc}$ , unless otherwise noted.)					
Output High Level $I_{\text{source}} = 20 \text{ mA}$ $I_{\text{source}} = 100 \text{ mA}$	$V_{\text{OH}}$	12.5 12	13.5 13	– –	V
Output Low Level $I_{\text{sink}} = 20 \text{ mA}$ $I_{\text{sink}} = 100 \text{ mA}$	$V_{\text{OL}}$	– –	0.2 1.2	0.3 2.0	V
Collector Leakage, $V_{\text{C}} = +40 \text{ V}$	$I_{\text{C(leak)}}$	–	50	150	$\mu\text{A}$
Rise Time ( $C_{\text{L}} = 1000 \text{ pF}$ )	$t_{\text{r}}$	–	0.3	0.6	$\mu\text{s}$
Fall Time ( $C_{\text{L}} = 1000 \text{ pF}$ )	$t_{\text{f}}$	–	0.1	0.2	$\mu\text{s}$
Supply Current (Shutdown = +0.4 V, $V_{\text{CC}} = +35 \text{ V}$ , $R_{\text{T}} = 4.12 \text{ k}\Omega$ )	$I_{\text{CC}}$	–	18	30	mA

NOTES: 7.  $f_{\text{osc}} = 40 \text{ kHz}$  ( $R_{\text{T}} = 4.12 \text{ k}\Omega \pm 1\%$ ,  $C_{\text{T}} = 0.01 \mu\text{F} \pm 1\%$ ,  $R_{\text{D}} = 0 \Omega$ )  
8.  $0 \text{ V} \leq V_{\text{CM}} \leq +5.2 \text{ V}$   
9.  $0 \text{ V} \leq V_{\text{CM}} \leq +12 \text{ V}$

Figure 1. Reference Stability over Temperature




Figure 2. Reference Voltage as a Function Supply Voltage




Figure 3. Error Amplifier Open Loop Frequency Response




Figure 4. Current Limit Comparator Threshold




Figure 5. Undervoltage Lockout Characteristic




Figure 6. Output Driver Saturation Voltage as a Function of Sink Current




Figure 7.  $V_{SAT}$  Saturation Voltage as a Function of Sink Current




Figure 8. Oscillator Period




Figure 9. Error Amplifier




Figure 10. Undervoltage Lockout





Figure 11. Pulse Processing Logic




The metering Flip-Flop is an asynchronous data latch which suppresses high frequency oscillations by allowing only one PWM pulse per oscillator cycle.

The memory Flip-Flop prevents double pulsing in a push-pull configuration by remembering which output produced the last pulse.

APPLICATIONS INFORMATION

Figure 12. Extending Reference Output Current Capability



\* May be required with some types of transistors

Figure 13. Error Amplifier Connections




Figure 14. Oscillator Connections




Figure 15. Foldback Current Limiting




Figure 16. Soft-Start Circuitry





Figure 17. Driving VMOS Power FETs



The totem pole output drivers of the SG3526 are ideally suited for driving the input capacitance of power FETs at high speeds.

Figure 18. Half-Bridge Configuration





Figure 19. Flyback Converter with Current Limiting



In the above circuit, current limiting is accomplished by using the current limit comparator output to reset the soft-start capacitor.

Figure 20. Single-Ended Configuration







Figure 21. Push-Pull Configuration



# SG3526

## OUTLINE DIMENSIONS

N SUFFIX  
 PLASTIC PACKAGE  
 CASE 707-02  
 ISSUE C



NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	22.22	23.24	0.875	0.915
B	6.10	6.60	0.240	0.260
C	3.56	4.57	0.140	0.180
D	0.36	0.56	0.014	0.022
F	1.27	1.78	0.050	0.070
G	2.54 BSC		0.100 BSC	
H	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA / EUROPE:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,  
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

**MFAX:** RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609  
**INTERNET:** <http://Design-NET.com>

**HONG KONG:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

