

# SIEMENS

# SFH6138 SFH6139

## LOW INPUT CURRENT, HIGH GAIN TRIOS® OPTOCOUPLER

### FEATURES

- High Current Transfer Ratio, 800%
- Low Input Current Requirement, 0.5 mA
- High Output Current, 60 mA
- Isolation Test Voltage, 5300 VAC<sub>RMS</sub>
- TTL Compatible Output, 0.1V V<sub>OL</sub>
- High Common Mode Rejection, 500V/ $\mu$ sec.
- DC to 0.1 Megabit/Sec. Operation
- Adjustable Bandwidth—Access to Base
- TRIOS (TTransparen t IOn Shield)
- Standard Molded Dip Plastic Package
- Underwriters Lab File #E52744
-  VDE 0884 Available with Option 1

### APPLICATIONS

- Logic Ground Isolation—TTL/TTL, TTL/CMOS, CMOS/CMOS, CMOS/TTL
- EIA RS 232C Line Receiver
- Low Input Current Line Receiver—Long Lines, Party Lines
- Telephone Ring Detector
- 117 VAC Line Voltage Status Indication—Low Input Power Dissipation
- Low Power Systems—Ground Isolation


### DESCRIPTION

High common mode transient immunity and very high current ratio together with 5300 VAC<sub>RMS</sub> insulation are achieved by coupling an LED with an integrated high gain photon detector in an eight pin dual-in-line package. Separate pins for the photodiode and output stage enable TTL compatible saturation voltages with high speed operation. Photodarlington operation is achieved by tying the V<sub>CC</sub> and V<sub>O</sub> terminals together. Access to the base terminal allows adjustment to the gain bandwidth.

The SFH6138 is ideal for TTL applications since the 300% minimum current transfer ratio with an LED current of 1.6 mA enables operation with one unit load-in and one unit load-out with a 2.2 KΩ pull-up resistor.

The SFH6139 is best suited for low power logic applications involving CMOS and low power TTL. A 400% current transfer ratio with only 0.5 mA of LED current is guaranteed from 0°C to 70°C.

Package Dimensions in Inches (mm)



### Maximum Ratings

Reverse Input Voltage	5 V
Supply and Output Voltage, V <sub>CC</sub> (pin 8-5), V <sub>O</sub> (pin 6-5)	
SFH6138	-0.5 to 7 V
SFH6139	-0.5 to 18 V
Emitter-Base Reverse Voltage (pin 5-7)	0.5 V
Average Input Current	20 mA
Peak Input Current (50% Duty Cycle—1 ms pulse width)	40 mA
Peak Transient Input Current (tp≤1 $\mu$ sec, 300 pps)	1.0 A
Output Current IO (pin 6)	60 mA
Derate linearly above 25°C, free air temperature at 0.7 mA/C	
Input Power Dissipation	35 mW
Derate linearly above 50%, free air temperature at 0.7 mW/C	
Output Power Dissipation	100 mW
Derate linearly above 25°C, free air temperature at 0.2 mA/C	
Storage Temperature	-55°C to +125°C
Operating Temperature	-55°C to +100°C
Lead Soldering Temperature (t=10 sec.)	260°C
Isolation Test Voltage (t=1 sec.)	5300 VAC <sub>RMS</sub>
Isolation Resistance V <sub>IO</sub> =500 V, T <sub>A</sub> =25°C	≥1012 Ω
V <sub>IO</sub> =500 V, T <sub>A</sub> =100°C	≥1011 Ω

**Electro-Optical Characteristics (T<sub>A</sub>=0° to 70°C, unless otherwise specified)**

Parameter	Device	Min.	Typ.	Max.	Units	Test Condition	Note
Current Transfer Ratio (CTR)	SFH6138 SFH6139	300 400 500	1600 1600 2000		% %	I <sub>F</sub> =1.6 mA, V <sub>O</sub> =0.4 V, V <sub>CC</sub> =4.5 V I <sub>F</sub> =0.5 mA, V <sub>O</sub> =0.4 V, V <sub>CC</sub> =4.5 V I <sub>F</sub> =1.6 mA, V <sub>O</sub> =0.4 V, V <sub>CC</sub> =4.5 V	1,2 1,2
Logic Low—Output Voltage (V <sub>OL</sub> )	SFH6138 SFH6139 SFH6139 SFH6139		0.1 0.1 0.15 0.25	0.4 0.4 0.4 0.4	V V	I <sub>F</sub> =1.6 mA, I <sub>O</sub> =4.8 mA, V <sub>CC</sub> =4.5 V I <sub>F</sub> =1.6 mA, I <sub>O</sub> =8 mA, V <sub>CC</sub> =4.5 V I <sub>F</sub> =5 mA, I <sub>O</sub> =15 mA, V <sub>CC</sub> =4.5 V I <sub>F</sub> =12 mA, I <sub>O</sub> =24 mA, V <sub>CC</sub> =4.5 V	2 2
Logic High—Output Current (I <sub>OH</sub> )	SFH6138 SFH6139		0.1 0.05	250 100	μA μA	I <sub>F</sub> =0 mA, V <sub>O</sub> =V <sub>CC</sub> =7 V I <sub>F</sub> =0 mA, V <sub>O</sub> =V <sub>CC</sub> =18 V	2 2
Logic Low Supply Current (I <sub>CL</sub> )			0.2	1.5.	mA	I <sub>F</sub> =1.6 mA, V <sub>O</sub> =OPEN, V <sub>CC</sub> =18 V	2
Logic High Supply Current (I <sub>CH</sub> )			0.001	10	μA	I <sub>F</sub> =0 mA, V <sub>O</sub> =OPEN, V <sub>CC</sub> =18 V	
Input Forward Voltage (V <sub>F</sub> )			1.4	1.7	V	I <sub>F</sub> =1.6 mA, T <sub>A</sub> =25°C	
Input Reverse Breakdown Voltage (BV <sub>R</sub> )		5			V	I <sub>R</sub> =10 μA	
Temperature Coefficient of Forward Voltage			-1.8		mV/°C	I <sub>F</sub> =1.6 mA	
Input Capacitance (C <sub>IN</sub> )			25		pf	f=1 MHz, V <sub>F</sub> =0	
Capacitance (Input-Output)			0.6		pf	f=1 MHz	3

**Switching Specifications (T<sub>A</sub>=0° to 70°C, unless otherwise specified)**

Parameter	Device	Min.	Typ.	Max.	Units	Test Condition	Note
Propagation Delay Time To Logic Low at Output t <sub>PHL</sub>	SFH6138		2	10	μs	I <sub>F</sub> =1.6 mA, R <sub>L</sub> =2.2 kΩ	
	SFH6139		6 0.6	25 1	μs	I <sub>F</sub> =0.5 mA, R <sub>L</sub> =4.7 kΩ I <sub>F</sub> =12 mA, R <sub>L</sub> =270 kΩ	2,4
Propagation Delay Time To Logic High at Output t <sub>PLH</sub>	SFH6138		4	35	μs	I <sub>F</sub> =1.6 mA, R <sub>L</sub> =2.2 kΩ	
	SFH6139		5 1	60 7	μs	I <sub>F</sub> =0.5 mA, R <sub>L</sub> =4.7 kΩ I <sub>F</sub> =12 mA, R <sub>L</sub> =270 kΩ	2,4
Common Mode Transient Immunity at Logic High Level (CM <sub>H</sub> ) Output			500		V/μs	I <sub>F</sub> =0 mA, R <sub>L</sub> =2.2 kΩ R <sub>CC</sub> =0/V <sub>CM</sub> =10 V <sub>p-p</sub>	5,6
Common Mode Transient Immunity at Logic Low Level (CM <sub>L</sub> ) Output			-500		V/μs	I <sub>F</sub> =1.6 mA, R <sub>L</sub> =2.2 kΩ R <sub>CC</sub> =0/V <sub>CM</sub> =10 V <sub>p-p</sub>	5,6

## Notes

- DC current transfer ratio is defined as the ratio of output collector current, I<sub>O</sub>, to the forward LED input current, I<sub>F</sub> times 100%.
- Pin 7 open.
- Device considered a two-terminal device: pins 1, 2, 3 and 4 shorted together and pins 5, 6, 7 and 8 shorted together.
- Using a resistor between pin 5 and 7 will decrease gain and delay time.
- Common mode transient immunity in logic high level is the maximum tolerable (positive) dV<sub>CM</sub>/dt on the leading edge of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a logic high state (i.e. V<sub>O</sub>>2.0 V) common mode transient immunity in logic low level is the maximum tolerable (negative) dV<sub>CM</sub>/dt on the trailing edge of the common mode pulse signal, V<sub>CM</sub>, to assure that the output will remain in a logic low state (i.e. V<sub>O</sub><0.8 V).
- In applications where dv/dt may exceed 50,000 V/μs (such as state discharge) a series resistor, R<sub>CC</sub> should be included to protect I<sub>O</sub> from destructively high surge currents. The recommended value is  $R_{CC} \approx \frac{IV}{0.15 I_F}$  kΩ